Model checking linear temporal logic of rewriting formulas under localized fairness

被引:30
作者
Bae, Kyungmin [1 ]
Meseguer, Jose [1 ]
机构
[1] Univ Illinois, Dept Comp Sci, Champaign, IL 61820 USA
基金
美国国家科学基金会;
关键词
Model checking; Parameterized fairness; Linear temporal logic of rewriting; SOFTWARE-VERIFICATION; SYSTEMS; MAUDE; SEMANTICS; EVENTS; LTL;
D O I
10.1016/j.scico.2014.02.006
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper presents the linear temporal logic of rewriting (LTLR) model checker under localized fairness assumptions for the Maude system. The linear temporal logic of rewriting extends linear temporal logic (LTL) with spatial action patterns that describe patterns of rewriting events. Since LTLR generalizes and extends various state-based and event-based logics, mixed properties involving both state propositions and actions, such as fairness properties, can be naturally expressed in LTLR. However, often the needed fairness assumptions cannot even be expressed as propositional temporal logic formulas because they are parametric, that is, they correspond to universally quantified temporal logic formulas. Such universal quantification is succinctly captured by the notion of localized fairness; for example, fairness is localized to the object name parameter in object fairness conditions. We summarize the foundations, and present the language design and implementation of the Maude Fair LTLR model checker, developed at the C++ level within the Maude system by extending the existing Maude LTL model checker. Our tool provides not only an efficient LTLR model checking algorithm under parameterized fairness assumptions but also suitable specification languages as part of its user interface. The expressiveness and effectiveness of the Maude Fair LTLR model checker are illustrated by five case studies. This is the first tool we are aware of that can model check temporal logic properties under parameterized fairness assumptions. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:193 / 234
页数:42
相关论文
共 74 条
[1]  
Abdulla P, 1999, LECT NOTES COMPUT SC, V1579, P208
[2]  
Agha GA, 1985, Technical report
[3]  
[Anonymous], 1992, The Temporal Logic of Reactive and Concurrent Systems: Specification
[4]  
[Anonymous], 1990, Handbook of Theoretical Computer Science
[5]  
[Anonymous], LECT NOTES COMPUT SC
[6]  
[Anonymous], 2001, Model Checking
[7]   A Rewriting-Based Model Checker for the Linear Temporal Logic of Rewriting [J].
Bae, Kyungmin ;
Meseguer, Jose .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2012, 290 :19-36
[8]  
Bae K, 2010, LECT NOTES COMPUT SC, V6381, P208, DOI 10.1007/978-3-642-16310-4_14
[9]  
Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
[10]  
Blackburn Patrick, 2006, HDB MODAL LOGIC, V3