Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach

被引:0
作者
Ngo, Hau T. [1 ]
Rakvic, Ryan N. [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] US Naval Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] US Naval Acad, Weapons & Syst Engn Dept, Annapolis, MD 21402 USA
来源
MOBILE MULTIMEDIA/IMAGE PROCESSING, SECURITY, AND APPLICATIONS 2011 | 2011年 / 8063卷
关键词
FPGA; real-time image processing; embedded system; Nios-II processor; pipeline and systolic architecture; foreground segmentation;
D O I
10.1117/12.884331
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FPGA devices with embedded DSP and memory blocks, and high-speed interfaces are ideal for real-time video processing applications. In this work, a hardware-software co-design approach is proposed to effectively utilize FPGA features for a prototype of an automated video surveillance system. Time-critical steps of the video surveillance algorithm are designed and implemented in the FPGA's logic elements to maximize parallel processing. Other non time-critical tasks are achieved by executing a high level language program on an embedded Nios-II processor. Pre-tested and verified video and interface functions from a standard video framework are utilized to significantly reduce development and verification time. Custom and parallel processing modules are integrated into the video processing chain by Altera's Avalon Streaming video protocol. Other data control interfaces are achieved by connecting hardware controllers to a Nios-II processor using Altera's Avalon Memory Mapped protocol.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Hardware software co-design of a fast bilateral filter in FPGA
    Pal, Chandrajit
    Chaudhury, Kunal N.
    Samanta, Asit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [42] Hardware/software co-design methodology of SOPC based FPGAS
    Tang, Wei
    Ge, Baojian
    DCABES 2007 Proceedings, Vols I and II, 2007, : 1203 - 1206
  • [43] Whirlpool SoPC Implementation - Hardware/Software Co-Design Example
    Krawczyk, Kamil
    Tomaszewicz, Pawel
    Rawski, Mariusz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2012, 58 (01) : 21 - 26
  • [44] Hardware/Software Co-design for Accelerating Human Action Recognition
    Alhammami, Muhammad
    Pun, Ooi Chee
    Haw, Tan Wooi
    2015 IEEE CONFERENCE ON SUSTAINABLE UTILIZATION AND DEVELOPMENT IN ENGINEERING AND TECHNOLOGY (CSUDET), 2015,
  • [45] Hardware/software co-design of a real-time kernel based tracking system
    Ali, Usman
    Malik, Mohammad Bilal
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 317 - 326
  • [46] Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs
    Han, Yan
    Virupakshappa, Kushal
    Pinto, Esdras Vitor Silva
    Oruklu, Erdal
    ELECTRONICS, 2015, 4 (04) : 1062 - 1089
  • [47] An Efficient Architecture for a TCP Offload Engine Based on Hardware/Software Co-design
    Jang, Hankook
    Chung, Sang-Hwa
    Kim, Dung Kyue
    Lee, Yun-Sung
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 493 - 509
  • [48] Clio: A Hardware-Software Co-Designed Disaggregated Memory System
    Guo, Zhiyuan
    Shan, Yizhou
    Luo, Xuhao
    Huang, Yutong
    Zhang, Yiying
    ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2022, : 417 - 433
  • [49] Hardware-accelerated Implementation of EMD Hardware and Software Co-design Evalution for HHT
    Wang, Lei
    Vai, Mang I.
    Mak, Peng Un
    Ieong, Chio In
    2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, : 912 - 915
  • [50] Automatic SoC Design Flow on Many-core Processors: a Software Hardware Co-Design Approach for FPGAs
    Liu, Ling
    Morozov, Oleksii
    Han, Yuxing
    Gutknecht, Juerg
    Hunziker, Patrick
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 37 - 40