Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach

被引:0
作者
Ngo, Hau T. [1 ]
Rakvic, Ryan N. [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] US Naval Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] US Naval Acad, Weapons & Syst Engn Dept, Annapolis, MD 21402 USA
来源
MOBILE MULTIMEDIA/IMAGE PROCESSING, SECURITY, AND APPLICATIONS 2011 | 2011年 / 8063卷
关键词
FPGA; real-time image processing; embedded system; Nios-II processor; pipeline and systolic architecture; foreground segmentation;
D O I
10.1117/12.884331
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FPGA devices with embedded DSP and memory blocks, and high-speed interfaces are ideal for real-time video processing applications. In this work, a hardware-software co-design approach is proposed to effectively utilize FPGA features for a prototype of an automated video surveillance system. Time-critical steps of the video surveillance algorithm are designed and implemented in the FPGA's logic elements to maximize parallel processing. Other non time-critical tasks are achieved by executing a high level language program on an embedded Nios-II processor. Pre-tested and verified video and interface functions from a standard video framework are utilized to significantly reduce development and verification time. Custom and parallel processing modules are integrated into the video processing chain by Altera's Avalon Streaming video protocol. Other data control interfaces are achieved by connecting hardware controllers to a Nios-II processor using Altera's Avalon Memory Mapped protocol.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Convolutional neural network acceleration with hardware/software co-design
    Andrew Tzer-Yeu Chen
    Morteza Biglari-Abhari
    Kevin I-Kai Wang
    Abdesselam Bouzerdoum
    Fok Hing Chi Tivive
    Applied Intelligence, 2018, 48 : 1288 - 1301
  • [32] A Hardware/Software Co-Design System using reconfigurable computing technology
    Casselman, S
    Schewel, J
    INTELLIGENT SYSTEMS IN DESIGN AND MANUFACTURING, 1998, 3517 : 208 - 214
  • [33] Hardware/software co-design for JPEG encoder test bench
    Liang, X. (minnielxy@gmail.com), 1600, Advanced Institute of Convergence Information Technology (04): : 258 - 266
  • [34] A compact and scalable hardware/software co-design of sike
    Massolino P.M.C.
    Longa P.
    Renes J.
    Batina L.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (02): : 245 - 271
  • [35] The Heterogeneous Deployment Tool for Hardware and Software Co-design
    Zhao, Bingjie
    Li, Ziyang
    Zhang, Tao
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS), 2020, : 50 - 54
  • [36] OpenCL-based Hardware-Software Co-design Methodology for Image Processing Implementation on Heterogeneous FPGA Platform
    Ayat, Sayed Omid
    Khalil-Hani, Mohamed
    Bakhteri, Rabia
    PROCEEDINGS 5TH IEEE INTERNATIONAL CONFERENCE ON CONTROL SYSTEM, COMPUTING AND ENGINEERING (ICCSCE 2015), 2015, : 36 - 41
  • [37] Hardware/Software Co-Design of Fractal Features Based Fall Detection System
    Tahir, Ahsen
    Morison, Gordon
    Skelton, Dawn A.
    Gibson, Ryan M.
    SENSORS, 2020, 20 (08)
  • [38] Accelerating a MPEG-4 video decoder through custom software/hardware co-design
    Diaz, Jorge L.
    Barreto, Dacil
    Garcia, Luz
    Marrero, Gustavo
    Carballo, Pedro P.
    Nunez, Antonio
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [39] Hardware/Software Infrastructure for ASIC Commissioning and Rapid System Prototyping
    Reichel, Peter
    Doege, Jens
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [40] Hardware/Software Co-design for A Wireless Sensor Network Platform
    Hsieh, Chih-Ming
    Samie, Farzad
    Srouji, M. Sammer
    Wang, Manyi
    Wang, Zhonglei
    Henkel, Joerg
    2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,