Low-voltage bulk-driven class AB four quadrant CMOS current multiplier

被引：8

作者：

Aggarwal, Bhawna ^{[2
]}

Gupta, Maneesha ^{[1
]}

机构：

[1] Netaji Subhash Inst Technol, Dept ECE, New Delhi 110078, India

[2] Maharaja Agrasen Inst Technol, Dept ECE, New Delhi 110086, India

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2010年 / 65卷 / 01期

关键词：

Bulk-driven MOSFET; Class AB operation; Current mirror; CMOS current multiplier; Low voltage CMOS analog integrated circuits; CURRENT-MODE;

D O I：

10.1007/s10470-010-9486-4

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a low voltage bulk-driven class AB four quadrant current multiplier is proposed. For the proposed multiplier a bulk-driven class AB current mode cell has been developed and the drain current equations for NMOS and PMOS transistors of the proposed cell have been derived. This cell is used as a basic building block for bulk-driven low voltage current squarer and copier circuit, which is finally used as the fundamental building block of the proposed low-voltage bulk-driven current multiplier operating at +/- 1 V. All the circuits are simulated using SPICE for 0.25 mu m CMOS technology.

引用

页码：163 / 169

页数：7

共 17 条

[1]

Allen P.E., 2004, CMOS Analog Circuit Design

[2] A ± 1.5 V high frequency four quadrant current multiplier [J].

Arthansiri, T ;

Kasemsuwan, V ;

Ahn, HK .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :1016-1019

[3]

BLALOCK BJ, 1995, IEEE INT SYMP CIRC S, P1972, DOI 10.1109/ISCAS.1995.523807

[4] LOW-POWER CMOS DIGITAL DESIGN [J].

CHANDRAKASAN, AP ;

SHENG, S ;

BRODERSEN, RW .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484

[5] Design of a 0.8 volt fully differential CMOS OTA using the bulk-driven technique [J].

Haga, Y ;

Zare-Hoseini, H ;

Berkovi, L ;

Kale, I .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :220-223

[6] New four-quadrant CMOS current-mode and voltage-mode multipliers [J].

Hashiesh, M ;

Mahmoud, S ;

Soliman, A .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (03) :295-307

[7]

Kumngern M., 2006, INT J SIGNAL PROCESS, V2, P214

[8]

Leblebici Y., 2003, CMOS DIGITAL INTEGRA

[9] CMOS SUBTHRESHOLD 4-QUADRANT MULTIPLIER BASED ON UNBALANCED SOURCE-COUPLED PAIRS [J].

LIU, SI ;

CHANG, CC .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (02) :327-332

[10] Four-quadrant class AB CMOS current multiplier [J].

Oliaei, O ;

Loumeau, P .

ELECTRONICS LETTERS, 1996, 32 (25) :2327-2329

← 1 2 →