Design and High-Performance Hardware Architecture for Image Coding Using Block-Lifting-based Quaternionic Paraunitary Filter Banks

被引：0

作者：

Petrovsky, Nick A. ^{[1
]}

Stankevich, Andrew V. ^{[1
]}

Petrovsky, Alexander A. ^{[1
]}

机构：

[1] Belarusian State Univ Informat & Radioelect, Dept Comp Engn, Minsk, BELARUS

来源：

2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2015年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we have introduced a generalized block-lifting structure using the 2-D CORDIC algorithm as a block of 4-band linear phase paraunitary filter banks (LP PUFB) based on the quaternionic algebra (Q-PUFB) for the lossy-to-lossless image coding. A bank Q-PUFB based on the 2-D CORDIC block-lifting structure reduces the number of rounding operations and has a regular layout. Since the block-lifting structures with rounding operations can implement the integer-to-integer transform (Q-PUFB). The parallel-pipelined efficient architecture ((PE)-E-2_Q-PUFB) has been proposed. The low latency separable image processing is implemented in the given architecture.

引用

页码：193 / 198

页数：6

共 50 条

[41] Design and performance analysis of linear phase para-unitary M band filter banks for image coding
Lee, CW
Kim, JW
Lee, SU
JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 1999, 10 (02) : 63 - 77
[42] High performance multiplier-less pipelined FPGA architecture for 2-D non-separable quaternionic filter banks
Rybenkov, Eugene, V
Petrovsky, Nick A.
2020 SIGNAL PROCESSING - ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS (SPA), 2020, : 42 - 47
[43] High-performance 3D median filter architecture for medical image despeckling
Jiang, M.
Crookes, D.
ELECTRONICS LETTERS, 2006, 42 (24) : 1379 - 1381
[44] High-performance FIR filter design based on sharing multiplication
Park, J
Muhammad, K
Roy, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (02) : 244 - 253
[45] High-performance hardware architecture of a robust block-cipher algorithm based on different chaotic maps and DNA sequence encoding
Amdouni, Rim
Gafsi, Mohamed
Guesmi, Ramzi
Hajjaji, Mohamed Ali
Mtibaa, Abdellatif
Bourennane, El -Bay
INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 346 - 363
[46] An Image Encryption Method Based on a High-performance and Efficient Block Cipher
Rashidi, Bahram
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2024, : 601 - 615
[47] High-Performance Hardware Design of Block LMS Adaptive Noise Canceller for In-Ear Headphones
Khan, Mohd Tasleem
Shaik, Rafi Ahamed
IEEE CONSUMER ELECTRONICS MAGAZINE, 2020, 9 (03) : 105 - 113
[48] High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
Darji, Anand D.
Kushwah, Shailendra Singh
Merchant, Shabbir N.
Chandorkar, Arun N.
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2014,
[49] High-performance hardware architectures for multi-level lifting-based discrete wavelet transform
Anand D Darji
Shailendra Singh Kushwah
Shabbir N Merchant
Arun N Chandorkar
EURASIP Journal on Image and Video Processing, 2014 (1)
[50] FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 60 - 72

← 1 2 3 4 5 →