Extensive Analysis of Gate Leakage Current in Nano-Scale Multi-gate MOSFETs

被引:5
作者
Yadav, Shekhar [1 ]
Kumar, Hemant [1 ]
Negi, Chandra Mohan Singh [1 ]
机构
[1] Banasthali Vidyapith, Dept Phys Sci, Banasthali 304022, India
关键词
Gate leakage; Direct quantum tunneling; Multi-gate MOSFET; Energy band profile; Work function; Potential barrier height; PERFORMANCE;
D O I
10.1007/s42341-022-00404-w
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Excessive gate leakage is crucial for nanoscale metal oxide semiconductor field-effect transistors (MOSFETs), resulting in unnecessary static power dissipation and switching delay. Herein, we used three-dimensional modeling to understand the gate leakage behavior of various nanoscale MOSFETs, including fin field-effect transistor and gate all around MOSFET. We used Wentzel-Kramers-Brillouin approximation to compute the direct quantum tunneling-based gate leakage current. We performed all computations of quantum transport for gate leakage current through the non-equilibrium Greens function approach. Among the MOSFET structures under study, the gate all around MOSFET demonstrates the most profound gate leakage deviation with the gate material work function and oxide thickness. A detailed analysis of the dependence of the gate leakage on the metal work function is presented, and the charge density model is used to explain this dependence. This work explores the possibilities of controlling the gate leakage through gate material variations in different nanoscale multi-gate MOSFET architectures.
引用
收藏
页码:658 / 665
页数:8
相关论文
共 53 条
[1]  
[Anonymous], 2016, SILVACO ATLAS USERS
[2]  
Arulananth T.S., 2021, HIGH K MAT MULTIGATE, P176
[3]  
Bhattacharyya A.B., 2009, COMPACT MOSFET MODEL
[4]  
Brown GA, 2004, MATER TODAY, V7, P20
[5]  
Chaudhury S., 2018, Carbon nanotube and nanowires for future semiconductor devices applications
[6]   Accurate Calculation of Gate Tunneling Current in Double-Gate and Single-Gate SOI MOSFETs Through Gate Dielectric Stacks [J].
Chaves, Ferney A. ;
Jimenez, David ;
Garcia Ruiz, Francisco J. ;
Godoy, Andres ;
Sune, Jordi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) :2589-2596
[7]  
Dixit A., 2020, APPL PHYS 2020, V12610, P1
[8]  
El-Kareh B., 2020, Silicon analog components: device design, process integration, characterization, and reliability, V2
[9]   Gate leakage currents model for FinFETs implemented in Verilog-A for electronic circuits design [J].
Garduno, Salvador I. ;
Alvarado, Joaquin ;
Cerdeira, Antonio ;
Estrada, Magali ;
Kilchytska, Valeriya ;
Flandre, Denis .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (5-6) :846-862
[10]   Study of circuit performance and non quasi static effect in germanium tunnel FET for different temperatures [J].
Ghosh, Sayani ;
Koley, Kalyan ;
Sarkar, Chandan K. .
MICROELECTRONICS JOURNAL, 2019, 90 :204-210