A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware

被引：28

作者：

Resano, J ^{[1
]}

Mozos, D ^{[1
]}

Catthoor, F ^{[1
]}

机构：

[1] Univ Complutense Madrid, Dept Comp Architecture, E-28040 Madrid, Spain

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/DATE.2005.18

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Due to the emergence of highly dynamic multimedia applications there is a need for flexible platforms and run-time scheduling support for embedded systems. Dynamic Reconfigurable Hardware (DRHW) is a promising candidate to provide this flexibility but, currently, not sufficient run-time scheduling support to deal with the run-time reconfigurations exists. Moreover, executing at run-time a complex scheduling heuristic to provide this support may generate an excessive run-time penalty. Hence, we have developed a hybrid design/run-time prefetch heuristic that schedules the reconfigurations at run-time, but carries out the scheduling computations at design-time by carefully identifying a set of near-optimal schedules that can be selected at run-time. This approach provides run-time flexibility with a negligible penalty.

引用

页码：106 / 111

页数：6

共 9 条

[1]

Li Z.X., 2002, THESIS

[2]

MAESTRE R, 2000, ISSS 00, P107

[3]

Marescaux T, 2002, LECT NOTES COMPUT SC, V2438, P795

[4]

Mignolet JY, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P986

[5]

REANO J, 2004, DAC 04, P119

[6] A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs [J].

Resano, J ;

Verkest, D ;

Mozos, D ;

Vernalde, S ;

Catthoor, F .

MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (5-6) :291-301

[7]

Shang L, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P345

[8] Energy-aware runtime scheduling for embedded-multiprocessor SOCs [J].

Yang, P ;

Wong, C ;

Marchal, P ;

Catthoor, F ;

Desmet, D ;

Verkest, D ;

Lauwereins, R .

IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05) :46-58

[9]

[No title captured]

← 1 →