A spread-spectrum clock generator for 6-Gbps Serial ATA transceiver

被引:0
作者
Moon, Yongsam [1 ]
机构
[1] Silicon Image Inc, Sunnyvale, CA USA
关键词
spread-spectrum; Delta Sigma modulator; jitter; Serial ATA; serial link;
D O I
10.1587/elex.7.931
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A transmitter-side spread-spectrum clock generator (TX-SSCG) with a second-order Delta Sigma modulator is proposed for a 6-Gbps Serial ATA. Mixed-mode simulations show that a second-order Delta Sigma modulator in TX-SSCG reduces the random jitter component of the receiver-side tracking skew through quantization noise shaping. Deterministic jitter is reduced with the loop bandwidth of RXPLL. A 0.13-mu m CMOS prototype chip shows that the transceiver operates at 6Gbps over an 8-m SATA cable in TX-SSCG on and off. With TX-SSCG on, the spectrum is down-spread with 11.7-dB peak reduction and 5000-ppm spread amount.
引用
收藏
页码:931 / 935
页数:5
相关论文
共 6 条
[1]   3Gbps, 5000ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA [J].
Aoyama, M ;
Ogasawara, K ;
Sugawara, M ;
Ishibashi, T ;
Ishibashi, T ;
Shimoyama, S ;
Yamaguchi, K ;
Yanagita, T ;
Noma, T .
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, :107-110
[2]   Design considerations of phase-locked loop systems for Spread Spectrum Clock Generation compatibility [J].
Hardin, KB ;
Fessler, JT ;
Webb, NL ;
Berry, JB ;
Cable, AL ;
Pulley, MJ .
IEEE 1997 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY - SYMPOSIUM RECORD, 1997, :302-307
[3]   A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO [J].
Heng, CH ;
Song, BS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :848-854
[4]   Material sensitivity study on lumbar motion segment (L2-L3) under sagittal plane loadings using probabilistic method [J].
Lee, KK ;
Teo, EC .
JOURNAL OF SPINAL DISORDERS & TECHNIQUES, 2005, 18 (02) :163-170
[5]  
MOON Y, 2006, ISSCC FEB, P84
[6]  
Serial ATA International Organization, 2009, SER ATA REV 3 0