FPGA-based minutia matching for biometric fingerprint image database retrieval

被引:18
作者
Jiang, Richard M. [1 ]
Crookes, Danny [1 ]
机构
[1] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Sch Elect Elect Engn & Comp Sci, Belfast, Antrim, North Ireland
关键词
Biometric image retrieval; Fingerprint matching; Reconfigurable computing;
D O I
10.1007/s11554-008-0079-8
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a parallel-matching processor architecture with early jump-out (EJO) control is proposed to carry out high-speed biometric fingerprint database retrieval. The processor performs the fingerprint retrieval by using minutia point matching. An EJO method is applied to the proposed architecture to speed up the large database retrieval. The processor is implemented on a Xilinx Virtex-E, and occupies 6,825 slices and runs at up to 65 MHz. The software/hardware co-simulation benchmark with a database of 10,000 fingerprints verifies that the matching speed can achieve the rate of up to 1.22 million fingerprints per second. EJO results in about a 22% gain in computing efficiency.
引用
收藏
页码:177 / 182
页数:6
相关论文
共 20 条
[1]   Fingerprint classification by directional image partitioning [J].
Cappelli, R ;
Lumini, A ;
Maio, D ;
Maltoni, D .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1999, 21 (05) :402-421
[2]   Detection of human faces in colour images [J].
Chen, C ;
Chiang, SP .
IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1997, 144 (06) :384-388
[3]   Architectures for high performance image processing: The future [J].
Crookes, D .
JOURNAL OF SYSTEMS ARCHITECTURE, 1999, 45 (10) :739-748
[4]  
FONS M, 2006, DESIGN FPGA BASED HA, P333
[5]   Hardware-software co-design of a fingerprint matcher on card [J].
Fons, Mariano ;
Fons, Francisco ;
Canto, Enrique ;
Lopez, Mariano .
2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, :113-118
[6]  
GUEHAM M, 2007, IEEE INT C IMAGE PRO, V4, P438
[7]   Integrating faces and fingerprints for personal identification [J].
Hong, L ;
Jain, A .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1998, 20 (12) :1295-1307
[8]   Low-power systolic array processor architecture for FSBM video motion estimation [J].
Jiang, M. ;
Crookes, D. ;
Davidson, S. ;
Turner, R. .
ELECTRONICS LETTERS, 2006, 42 (20) :1146-1148
[9]  
Koo WM, 2001, LECT NOTES COMPUT SC, V2091, P229
[10]   Colour histogram content-based image retrieval and hardware implementation [J].
Kotoulas, L ;
Andreadis, I .
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (05) :387-393