A Cascaded Modular Multilevel Inverter Topology Using Novel Series Basic Units with a Reduced Number of Power Electronic Elements

被引:15
作者
Barzegarkhoo, Reza [1 ]
Vosoughi, Naser [2 ]
Zamiri, Elyas [2 ]
Kojabadi, Hossein Madadi [1 ]
Chang, Liuchen [3 ]
机构
[1] Sahand Univ Technol, Fac Elect Engn, Tabriz, Iran
[2] Univ Tabriz, Fac Elect & Comp Engn, Tabriz, Iran
[3] Univ New Brunswick, Dept Elect & Comp Engn, Fredericton, NB, Canada
关键词
Cascade multilevel inverter; Determination of de voltage sources; Modular multilevel inverter topologies; Reduced number of components; FLYING CAPACITOR; VOLTAGE; CONVERTERS;
D O I
10.6113/JPE.2016.16.6.2139
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a new type of cascaded modular multilevel inverters (CMMLIs) is presented which is able to produce a considerable number of output voltage levels with a reasonable number of components. Accordingly, each series stage of the proposed CMMLI is comprised of two same basic units that are connected with each other through two unidirectional power switches without aiming any of the full H-bridge cells. In addition, since the potentiality for generating a higher number of output voltage levels in CMMLIs hinges on the magnitude of the dc voltage sources used in each series unit, in the rest of this paper, four different algorithms for determining an appropriate value for the dc sources' magnitude are also presented. In the following, a comprehensive topological analysis between some CMMLI structures reported in the literature and proposed structure along with several simulation and experimental results will be also given to validate the lucrative benefits and viability of the proposed topology.
引用
收藏
页码:2139 / 2149
页数:11
相关论文
共 26 条
[21]   A Survey on Cascaded Multilevel Inverters [J].
Malinowski, Mariusz ;
Gopakumar, K. ;
Rodriguez, Jose ;
Perez, Marcelo A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) :2197-2206
[22]   Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology [J].
Mokhberdoran, Ataollah ;
Ajami, Ali .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6712-6724
[23]   Five level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives [J].
Renge, Mohan M. ;
Suryawanshi, Hiralal M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1598-1607
[24]   Multilevel inverters:: A survey of topologies, controls, and applications [J].
Rodríguez, J ;
Lai, JS ;
Peng, FZ .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :724-738
[25]   A Survey on Neutral-Point-Clamped Inverters [J].
Rodriguez, Jose ;
Bernet, Steffen ;
Steimer, Peter K. ;
Lizama, Ignacio E. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) :2219-2230
[26]   Reduced DC voltage source flying capacitor multicell multilevel inverter: analysis and implementation [J].
Sadigh, Arash Khoshkbar ;
Dargahi, Vahid ;
Abarzadeh, Mostafa ;
Dargahi, Saeedeh .
IET POWER ELECTRONICS, 2014, 7 (02) :439-450