共 18 条
[1]
BHASKER J, 1999, VERILOG HDL PRIMER
[2]
Bhasker Jayaram, 1999, VHDL PRIMER
[3]
De Micheli Giovanni, 1994, Synthesis and Optimization of Digital Circuits
[4]
DUTT N, 1992, 92108 UCI
[5]
AGENDA: An attribute grammar driven environment for the design automation of digital systems
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS,
1998,
:933-934
[7]
KEUTZER K, 1988, C PROGR LANG DES IMP, P95
[8]
Knuth D. E., 1968, Mathematical Systems Theory, V2, P127, DOI 10.1007/BF01692511