共 7 条
[1]
Abramovici M., 2007, US patent, Patent No. [7,296,201, 7296201]
[2]
A reconfigurable Design-for-Debug infrastructure for SoCs
[J].
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006,
2006,
:7-+
[3]
Boulé M, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P613
[4]
Dahlgren P, 2003, INT TEST CONF P, P755, DOI 10.1109/TEST.2003.1270905
[5]
REDDY VK, 2006, P 24 INT C COMP DES
[6]
Core-based scan architecture for silicon debug
[J].
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS,
2002,
:638-647
[7]
VERMEULEN B, 2002, IEEE DES TEST COMPUT, V19, P35