Priority Encoder using reversible logic gates in QCA

被引：0

作者：

Sen, Riya ^{[1
]}

Das, Sandip ^{[1
]}

Mazumder, Gitika Guha ^{[1
]}

Yadav, Priyanka ^{[1
]}

Neogy, Ballary ^{[1
]}

Pandey, Rohit ^{[1
]}

Sharma, Shalu ^{[1
]}

Jana, Biswajit ^{[1
]}

机构：

[1] Univ Engn & Management, Elect & Commun Engn, Jaipur, Rajasthan, India

来源：

2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON) | 2017年

关键词：

Reversible logic; Fredkin gate; URLG; QCA; priority encoder; DESIGN;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Reversible logic gate has gained importance in recent times due to its low power dissipation and less information loss. QCA on the other hand has low power consumption and has applications in reversible logic. In this paper, a 4x2 priority encoder is proposed which is based on reversible logic implemented in QCA. Firstly, this paper discusses about QCA layout design of Fredkin gate and Universal Reversible Logic Gate (URLG). Secondly, this paper uses reversible logic gate (both Fredkin and URLG) to design a 4x2 priority encoder in QCA.

引用

页码：319 / 323

页数：5

共 50 条

[21] Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques
Patidar M.
Kumar D.A.
William P.
Babu Loganathan G.
Billah A.M.
Manikandan G.
Measurement: Sensors, 2024, 32
[22] Design of Low Power RSC Encoder Using Reversible Logic
Aishvarya, J.
Manindra, P. S. N. V. V. Sai
Priya, P. Sathya
Rao, Kruthi Vaseeshwar
Prabhu, E.
INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 213 - 219
[23] Designing and Implementing a Fault-Tolerant Priority Encoder in QCA Nanotechnology
Salimzadeh, Fereshteh
Safarpoor, Elahe
Heikalabad, Saeed Rasouli
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (06)
[24] Reversible gates and testability of one dimensional arrays of molecular QCA
Ma, X.
Huang, J.
Metra, C.
Lombardi, F.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2008, 24 (1-3): : 297 - 311
[25] Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA
X. Ma
J. Huang
C. Metra
F. Lombardi
Journal of Electronic Testing, 2008, 24 : 297 - 311
[26] Using multiple-valued gates to implement reversible logic
Mirmotahari, O.
Berg, Y.
Lomsdalen, J.
Overas, V.
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 361 - +
[27] Design of a Power Efficient ALU Using Reversible Logic Gates
Rahim, B. Abdul
Dhananjaya, B.
Fahimuddin, S.
Dastagiri, N. Bala
ICCCE 2018, 2019, 500 : 469 - 479
[28] Experimental designs of ballistic reversible logic gates using fluxons
Yu, Liuqi
Wustmann, Waltraut
Osborn, Kevin D.
2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
[29] Energy Efficient Code Converters using Reversible Logic Gates
Saravanan, M.
Manic, K. Suresh
2013 IEEE INTERNATIONAL CONFERENCE ON GREEN HIGH PERFORMANCE COMPUTING (ICGHPC), 2013,
[30] Design and implementation of image kernels using reversible logic gates
Raveendran, Sithara
Edavoor, Pranose Jose
Yernad Balachandra, Nithin Kumar
Moodabettu Harishchandra, Vasantha
IET IMAGE PROCESSING, 2020, 14 (16) : 4110 - 4121

← 1 2 3 4 5 →