Design of multigigabit multiplexer-loop-based decision feedback equalizers

被引:42
作者
Parhi, KK [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
关键词
decision feedback equalizers (DFEs); look-ahead; multiplexer loop; pipelining;
D O I
10.1109/TVLSI.2004.842935
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents novel approaches for pipelining of parallel nested multiplexer loops and decision feedback equalizers (DFEs) based on look-ahead techniques. Look-ahead techniques can be applied to pipeline a nested multiplexer loop in many possible ways. It is shown that not all the look-ahead approaches necessarily result in improved performance. A novel look-ahead approach is identified, which can guarantee improvement in performance either in the form of pipelining or parallelism. The proposed technique is demonstrated and applied to design multiplexer-loop-based DFEs with throughput in the range of 3.125-10 Gb/s.
引用
收藏
页码:489 / 493
页数:5
相关论文
共 6 条
[1]   TECHNIQUES FOR HIGH-SPEED IMPLEMENTATION OF NONLINEAR CANCELLATION [J].
KASTURIA, S ;
WINTERS, JH .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (05) :711-717
[2]  
Leiserson C. E., 1983, Third Caltech Conference on Very Large Scale Integration, P87
[3]  
Parhi KK, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P21
[4]   PIPELINE INTERLEAVING AND PARALLELISM IN RECURSIVE DIGITAL-FILTERS .1. PIPELINING USING SCATTERED LOOK-AHEAD AND DECOMPOSITION [J].
PARHI, KK ;
MESSERSCHMITT, DG .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1989, 37 (07) :1099-1117
[5]   Low-energy CSMT carry generators and binary adders [J].
Parhi, KK .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) :450-462
[6]   PIPELINING IN ALGORITHMS WITH QUANTIZER LOOPS [J].
PARHI, KK .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (07) :745-754