Recent Advances and Trends in Voltage-Time Domain Hybrid ADCs

被引：14

作者：

Zhang, Yanbo ^{[1
]}

Zhu, Zhangming ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Shaanxi Key Lab Integrated Circuits & Syst, Xian 710071, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2022年 / 69卷 / 06期

基金：

中国国家自然科学基金;

关键词：

Registers; Voltage-controlled oscillators; Analog-digital conversion; Delays; Quantization (signal); Hybrid power systems; Time-domain analysis; Analog-to-digital converter (ADC); voltage domain; time domain; hybrid; low power; high speed; high resolution; successive approximation register (SAR); time-to-digital converter (TDC); voltage-controlled oscillator (VCO); TO-DIGITAL CONVERTER; SAR ADC; HIGH-LINEARITY; 2-STEP ADC; DELAY-LINE; SIGMA ADC; TDC; CONVERSION; DESIGN;

D O I：

10.1109/TCSII.2022.3169741

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The benefits of technology scaling have fueled interest in voltage-time domain hybrid ADCs. The hybrid ADCs employing combinations of successive approximation register (SAR), time-to-digital converter (TDC), and voltage-controlled oscillator (VCO) architectures have become attractive alternatives for analog intensive ADCs, owning to the merits of digital-centric nature, low-voltage tolerance, and scaling-friendly circuits. This tutorial brief aims to summarize on the advancement of voltage-time domain hybrid ADCs. The scope of this brief includes the basics and motivations behind the hybrid ADCs, followed by the survey covering the performance breakthroughs of hybrid ADC in terms of low power, high speed, and high resolution, and discuss the contributions and drawbacks of these techniques and architectures. The future trends are derived finally.

引用

页码：2575 / 2580

页数：6

共 67 条

[1] Agnes A., 2008, IEEE INT SOL STAT CI, P246, DOI DOI 10.1109/ISSCC.2008.4523149
[2] A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture
Andersson, Niklas U.
Vesterbacka, Mark
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (10) : 773 - 777
[3] A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC
Chan, Chi-Hang
Zhu, Yan
Sin, Sai-Weng
Seng-Pan, U.
Martins, Rui P.
Maloberti, Franco
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (08) : 1966 - 1976
[4] LOW-POWER CMOS DIGITAL DESIGN
CHANDRAKASAN, AP
SHENG, S
BRODERSEN, RW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
[5] Chandrasekaran ST, 2022, IEEE J SOLID-ST CIRC, V57, P1100, DOI [10.23919/VLSICircuits52068.2021.9492344, 10.1109/JSSC.2021.3128489]
[6] An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme
Chen, Chun-Chi
Lin, Shih-Hao
Hwang, Chorng-Sii
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (03) : 163 - 167
[7] A 2.02-5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS
Chen, Yan-Jiun
Chang, Kwuang-Han
Hsieh, Chih-Cheng
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (02) : 357 - 364
[8] A Flexible 18-Channel Multi-Hit Time-to-Digital Converter for Trigger-Based Data Acquisition Systems
Chithra
Krishnapura, Nagendra
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1892 - 1901
[9] A 0.5-1.1-V Adaptive Bypassing SAR ADC Utilizing the Oscillation-Cycle Information of a VCO-Based Comparator
Ding, Zhaoming
Zhou, Xiong
Li, Qiang
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (04) : 968 - 977
[10] Linearity Theory of Stochastic Phase-Interpolation Time-to-Digital Converter
Gammoh, Khalil
Peterson, Cameron K.
Penry, David Aaron
Chiang, Shiuh-Hua Wood
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4348 - 4359

← 1 2 3 4 5 6 7 →