Back gate bias effect and layout dependence on Random Telegraph Noise in FDSOI technologies

被引：1
|
作者：
Srinivasan, P. [1 ]
Song, D. [1 ]
Rose, D. [1 ]
LaCroix, M. [1 ]
Dasgupta, A. [1 ]
机构：
[1] GLOBALFOUNDRIES Inc, Stonebreak Rd Extens, Malta, NY 12020 USA
来源：
2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2021年
关键词：
RTN; FDSOI; back gate; FinFET; layout; SIGNAL;
D O I：
10.1109/IRPS46558.2021.9405199
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The effect of back gate bias and device layout design on Random Telegraph Noise (RTN) behavior is discussed. The effect of RTN on multi-PC fingers fully-depleted Silicon on Insulator (FDSOI) devices were studied in both front gate (FG) and front gate connected to back-gate (FG + BG) condition. Lower RTN induced gate voltage a, variation is noticed in FG+BG condition than FG. In addition, higher amplitude variation occurs in single-PC devices. Similar level of RTN induced gate voltage variation mean is observed in comparison with bulk FinFET, although the distributions are different.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] The gate bias and geometry dependence of random telegraph signal amplitudes
    Martin, ST
    Li, GP
    Worley, E
    White, J
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (09) : 444 - 446
  • [2] Random Telegraph Noise and Bias Temperature Instabilities statistical characterization of O-gate FDSOI devices at low voltages
    Pedreira, G.
    Martin-Martinez, J.
    Crespo-Yepes, A.
    Amat, E.
    Rodriguez, R.
    Nafria, M.
    SOLID-STATE ELECTRONICS, 2023, 209
  • [3] Modeling of Induced Gate Thermal Noise Including Back-Bias Effect in FDSOI MOSFET
    Dabhi, Chetan Kumar
    Dasgupta, Avirup
    Kushwaha, Pragya
    Agarwal, Harshit
    Hu, Chenming
    Chauhan, Yogesh Singh
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (07) : 597 - 599
  • [4] Gate Bias Dependence of Complex Random Telegraph Noise Behavior in 65-nm NOR Flash Memory
    Yang, Xiaonan
    Zheng, Zhiwei
    Wang, Yan
    Huo, Zongliang
    Jin, Lei
    Jiang, Dandan
    Wang, Zhongyong
    Chiu, Shengfen
    Wu, Hanming
    Liu, Ming
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (01) : 26 - 28
  • [5] Random telegraph noise modulation by switching bias in floating gate memory devices
    Fantini, Paolo
    Calderoni, Alessandro
    Marinoni, Andrea
    NOISE AND FLUCTUATIONS, 2007, 922 : 119 - +
  • [6] Back-Gate Bias Dependence of the Statistical Variability of FDSOI MOSFETs With Thin BOX
    Yang, Yunxiang
    Markov, Stanislav
    Cheng, Binjie
    Zain, Anis Suhaila Mohd
    Liu, Xiaoyan
    Asenov, Asen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (02) : 739 - 745
  • [7] Back-gate bias effect on the linearity of pocket doped FDSOI MOSFET
    Chandrasekar, L.
    Raskin, Jean-Pierre
    Pradhan, K. P.
    Shaik, Rameez Raja
    MICROELECTRONICS JOURNAL, 2022, 121
  • [8] The Drain Bias Modulation Effect of Random Telegraph Noise in Gate-All-Around FETs for Cryogenic Applications
    Sun, Yichao
    Lu, Peng
    Ma, Yue
    Zhang, Chenrui
    Han, Zhengsheng
    Li, Bo
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 530 - 533
  • [9] Induced Back-Gate Noise in FDSOI MOSFET
    Radpour, Mohammad
    Belostotski, Leonid
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1022 - 1026
  • [10] Gate Delay Variability due to Random Telegraph Noise
    Barbosa, Rodolfo G.
    Both, Thiago H.
    Wirth, Gilson
    35TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO2021), 2021,
12345