A 128x128 120 dB 15 μs latency asynchronous temporal contrast vision sensor

被引:1653
作者
Lichtsteiner, Patrick [1 ]
Posch, Christoph [2 ]
Delbruck, Tobi [1 ]
机构
[1] UNI ETH, Inst Neuroformat, CH-8057 Zurich, Switzerland
[2] Austria Res Ctr Seibersdorf Res ARCsr, Vienna, Austria
关键词
address-event representation (AER); asynchronous vision sensor; high-speed imaging; image sensors; machine vision; neural network hardware; neuromorphic circuit; robot vision systems; visual system; wide dynamic range imaging;
D O I
10.1109/JSSC.2007.914337
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a 128 x 128 pixel CMOS vision sensor. Each pixel independently and in continuous time quantizes local relative intensity changes to generate spike events. These events appear at the output of the sensor as an asynchronous stream of digital pixel addresses. These address-events signify scene reflectance change and have sub-millisecond timing precision. The output data rate depends on the dynamic content of the scene and is typically orders of magnitude lower than those of conventional frame-based imagers. By combining an active continuous-time front-end logarithmic photoreceptor with a self-timed switched-capacitor differencing circuit, the sensor achieves an array mismatch of 2.1 % in relative intensity event threshold and a pixel bandwidth of 3 kHz under 1 klux scene illumination. Dynamic range is > 120 dB and chip power consumption is 23 mW. Event latency shows weak light dependency with a minimum of 15 mu s at > 1 klux pixel illumination. The sensor is built in a 0.35 mu m 4M2P process. It has 40x40 mu m(2) pixels with 9.4% fill factor. By providing high pixel bandwidth, wide dynamic range, and preciely timed sparse digital output, this silicon retina provides an attractive combination of characteristics for low-latency dynamic vision under uncontrolled illumination with low post-processing requirements.
引用
收藏
页码:566 / 576
页数:11
相关论文
共 32 条
[1]  
[Anonymous], ADV NEURAL INFORM PR
[2]  
AZADMEHR M, 2005, P IEEE INT S CIRC SY, V3, P2751
[3]   Neuromorphic microchips [J].
Boahen, K .
SCIENTIFIC AMERICAN, 2005, 292 (05) :56-63
[4]   A burst-mode word-serial address-event link-I transmitter design [J].
Boahen, KA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (07) :1269-1280
[5]   Point-to-point connectivity between neuromorphic chips using address events [J].
Boahen, KA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) :416-434
[6]   A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems [J].
Costas-Santos, Jesus ;
Serrano-Gotarredona, Teresa ;
Serrano-Gotarredona, Rafael ;
Linares-Barranco, Bernabe .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (07) :1444-1458
[7]  
Culurciello E, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, P828
[8]   CMOS image sensors for sensor networks [J].
Culurciello, Eugenio ;
Andreou, Andreas G. .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (01) :39-51
[9]   Fast sensory motor control based on event-based hybrid neuromorphic-procedural system [J].
Delbruck, T. ;
Lichtsteiner, P. .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :845-848
[10]  
Delbruck T, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, P844