Dual-edge pulse width modulation scheme for fast transient response of multiple-phase voltage regulators

被引：16

作者：

Qiu, Weihong ^{[1
]}

Miller, Greg

Liang, George Zhixiang ^{[1
]}

机构：

[1] Intersil Corp, Milpitas, CA 95035 USA

来源：

2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6 | 2007年

关键词：

D O I：

10.1109/PESC.2007.4342228

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Transient response is a key performance for the multiphase voltage regulator, especially in microprocessor core (Vcore) applications. Conventional PWM modulation schemes have delay times which can increase the demand on the output capacitors, forcing designs to employ more capacitors for acceptable performance. A new modulation scheme is proposed to achieve very fast transient response by dramatically reducing the modulator delay time. The required output capacitors are much less with this scheme, especially in a Wore multiphase voltage regulator. In this paper, the conventional modulator delay time is investigated and compared with the new scheme, and some experimental results are included to illustrate the impact of the new modulator on transient performance.

引用

页码：1563 / 1569

页数：7

共 5 条

[1]

*INT CORP, LGA775 VRD

[2]

Miftakhutdinov R, 2001, IEEE POWER ELECTRON, P1714, DOI 10.1109/PESC.2001.954366

[3]

REDL R, 1998, APEC, V1, P170

[4] Design considerations for VRM transient response based on the output impedance [J].

Yao, KW ;

Meng, Y ;

Xu, P ;

Lee, FC .

APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, :14-20

[5] Investigation of candidate VRM topologies for future microprocessors [J].

Zhou, XW ;

Wong, PL ;

Xu, P ;

Lee, FC ;

Huang, AQ .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (06) :1172-1182

← 1 →