共 2 条
[1]
Burst cycle data compression schemes for pre-fuse wafer-level test in large scale mgh-speed embedded DRAM
[J].
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2004,
:30-33
[2]
TAKADA Y, IDC2002