Captured-frame matching schemes for scalable input-queued packet switches

被引:5
作者
Rojas-Cessa, Roberto [1 ]
Lin, Chuan-Bi [1 ]
机构
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
基金
美国国家科学基金会;
关键词
captured frame; frame eligibility; service frame; nonuniform traffic; input-queued switch;
D O I
10.1016/j.comcom.2007.04.005
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Single-stage input-queued (IQ) switches are attractive for implementation of high performance routers because they require no speedup in the used memory. It has been shown that IQ switches can provide 100% throughput under admissible traffic when using maximum-weight matching schemes or iterative maximal-weight matching schemes with a speedup of two or more. These different approaches require either high computation complexity or high memory costs that can make them infeasible. Therefore, there is a need for low-complexity and fast matching schemes that provide high throughput under several admissible traffic patterns, including those with nonuniform distributions, without recurring to speedup nor multiple iterations. In this paper, we introduce the concept of captured frame and apply it to matching schemes. As a result, we propose two weightless matching schemes, one based on round-robin selection, called uFORM, and the other based on random selection, called uFPIM. We analyze the throughput improvement achieved by uFPIM, and show that these matching schemes provide high throughput under a variety of admissible traffic patterns, including those with nonuniform distributions, when using a single iteration and no speedup. Furthermore, we study the scalability of the captured-frame concept in matching schemes for memory-space-memory multiple-stage Clos-network switches, and show the achieved high switching performance and low implementation complexity. (c) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:2149 / 2161
页数:13
相关论文
共 23 条
[1]   HIGH-SPEED SWITCH SCHEDULING FOR LOCAL-AREA NETWORKS [J].
ANDERSON, TE ;
OWICKI, SS ;
SAXE, JB ;
THACKER, CP .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (04) :319-352
[2]  
Bianco A, 2002, HPSR 2002: WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, PROCEEDINGS, P69, DOI 10.1109/HPSR.2002.1024211
[3]   Load balanced Birkhoff-von Neumann switches [J].
Chang, CS ;
Lee, DS ;
Jou, YS .
2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, :276-280
[4]  
Chao HJ, 2003, HOT INTERCONNECTS 11, P38
[5]   Centralized contention resolution schemes for a large-capacity optical ATM switch [J].
Chao, HJ ;
Park, JS .
1998 IEEE ATM WORKSHOP PROCEEDINGS: MEETING THE CHALLENGES OF DEPLOYING THE GLOBAL BROADBAND NETWORK INFRASTRUCTURE, 1998, :11-16
[6]   Low-cost scalable switching solutions for broadband networking: The ATLANTA architecture and chipset [J].
Chiussi, FM ;
Kneuer, JC ;
Kumar, VP .
IEEE COMMUNICATIONS MAGAZINE, 1997, 35 (12) :44-53
[7]   A STUDY OF NON-BLOCKING SWITCHING NETWORKS [J].
CLOS, C .
BELL SYSTEM TECHNICAL JOURNAL, 1953, 32 (02) :406-424
[8]   Randomized scheduling algorithms for high-aggregate bandwidth switches [J].
Giaccone, P ;
Prabhakar, B ;
Shah, D .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (04) :546-559
[9]   QUEUING IN HIGH-PERFORMANCE PACKET SWITCHING [J].
HLUCHYJ, MG ;
KAROL, MJ .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (09) :1587-1597
[10]   A fully desynchronized round-robin matching scheduler for a VOQ packet switch architecture [J].
Jiang, Y ;
Hamdi, M .
2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, :407-411