Performance of an embedded optical vector matrix multiplication processor architecture

被引：2
|
作者：
Yang, C. [1 ,2 ]
Cui, G. X. [2 ]
Huang, Y. Y. [1 ,2 ]
Wu, L. [2 ]
Yang, H. [1 ]
Zhang, Y. H. [2 ]
机构：
[1] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[2] Chinese Acad Sci, Suzhou Inst Nanotech & Nanobion, Suzhou 215125, Peoples R China
来源：
IET OPTOELECTRONICS | 2010年 / 4卷 / 04期
关键词：
D O I：
10.1049/iet-opt.2009.0012
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An embedded architecture of optical vector matrix multiplier (OVMM) is presented. The embedded architecture is aimed at optimising the data flow of vector matrix multiplier (VMM) to promote its performance. Data dependence is discussed when the OVMM is connected to a cluster system. A simulator is built to analyse the performance according to the architecture. According to the simulation, Amdahl's law is used to analyse the hybrid opto-electronic system. It is found that the electronic part and its interaction with optical part form the bottleneck of system.
引用
收藏
页码：159 / 164
页数：6
相关论文
共 50 条
  • [41] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
    K. A. Batuzov
    Programming and Computer Software, 2017, 43 : 366 - 372
  • [42] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
    Batuzov, K. A.
    PROGRAMMING AND COMPUTER SOFTWARE, 2017, 43 (06) : 366 - 372
  • [43] High-Performance Matrix-Vector Multiplication on the GPU
    Sorensen, Hans Henrik Brandenborg
    EURO-PAR 2011: PARALLEL PROCESSING WORKSHOPS, PT I, 2012, 7155 : 377 - 386
  • [44] Merge-based Parallel Sparse Matrix-Sparse Vector Multiplication with a Vector Architecture
    Li, Haoran
    Yokoyama, Harumichi
    Araki, Takuya
    IEEE 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS / IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITY / IEEE 4TH INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), 2018, : 43 - 50
  • [45] Performance analysis of overheads for matrix - Vector multiplication in cluster environment
    Michailidis, PD
    Stefanidis, V
    Margaritis, KG
    ADVANCES IN INFORMATICS, PROCEEDINGS, 2005, 3746 : 245 - 255
  • [46] High performance sparse matrix-vector multiplication on FPGA
    Zou, Dan
    Dou, Yong
    Guo, Song
    Ni, Shice
    IEICE ELECTRONICS EXPRESS, 2013, 10 (17):
  • [47] THE ARCHITECTURE OF THE VAX VECTOR PROCESSOR
    BHANDARKAR, D
    BRUNNER, R
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S15 - S21
  • [48] ON MULTIPLICATION OF A PERFORATED MATRIX BY A VECTOR
    IKRAMOV, KD
    USSR COMPUTATIONAL MATHEMATICS AND MATHEMATICAL PHYSICS, 1984, 24 (06): : 84 - 86
  • [49] Digital in-memory stochastic computing architecture for vector-matrix multiplication
    Agwa, Shady
    Prodromakis, Themis
    FRONTIERS IN NANOTECHNOLOGY, 2023, 5
  • [50] A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs
    Jain, Abhishek Kumar
    Omidian, Hossein
    Fraisse, Henri
    Benipal, Mansimran
    Liu, Lisa
    Gaitonde, Dinesh
    2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 127 - 132
12345