Performance of an embedded optical vector matrix multiplication processor architecture

被引：2
|
作者：
Yang, C. [1 ,2 ]
Cui, G. X. [2 ]
Huang, Y. Y. [1 ,2 ]
Wu, L. [2 ]
Yang, H. [1 ]
Zhang, Y. H. [2 ]
机构：
[1] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[2] Chinese Acad Sci, Suzhou Inst Nanotech & Nanobion, Suzhou 215125, Peoples R China
来源：
IET OPTOELECTRONICS | 2010年 / 4卷 / 04期
关键词：
D O I：
10.1049/iet-opt.2009.0012
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An embedded architecture of optical vector matrix multiplier (OVMM) is presented. The embedded architecture is aimed at optimising the data flow of vector matrix multiplier (VMM) to promote its performance. Data dependence is discussed when the OVMM is connected to a cluster system. A simulator is built to analyse the performance according to the architecture. According to the simulation, Amdahl's law is used to analyse the hybrid opto-electronic system. It is found that the electronic part and its interaction with optical part form the bottleneck of system.
引用
收藏
页码：159 / 164
页数：6
相关论文
共 50 条
  • [31] Charge-mode parallel architecture for matrix-vector multiplication
    Genov, R
    Cauwenberghs, G
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 506 - 509
  • [32] Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs
    Jain, Abhishek Kumar
    Ravishankar, Chirag
    Omidian, Hossein
    Kumar, Sharan
    Kulkarni, Maithilee
    Tripathi, Aashish
    Gaitonde, Dinesh
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 133 - 143
  • [33] Efficient Sparse Matrix-Vector Multiplication on Intel PIUMA Architecture
    Aananthakrishnan, Sriram
    Pawlowski, Robert
    Fryman, Joshua
    Hur, Ibrahim
    2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [34] Charge-mode parallel architecture for vector-matrix multiplication
    Genov, R
    Cauwenberghs, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10): : 930 - 936
  • [35] Fully reconfigurable coherent optical vector-matrix multiplication
    Spall, James
    Guo, Xianxin
    Barrett, Thomas D.
    Lvovsky, A. I.
    OPTICS LETTERS, 2020, 45 (20) : 5752 - 5755
  • [36] Vector-Matrix Multiplication Based on a Ternary Optical Computer
    Wang, Xianchao
    Peng, Junjie
    Jin, Yi
    Li, Mei
    Shen, Zhangyi
    Ouyang, Shan
    HIGH PERFORMANCE COMPUTING AND APPLICATIONS, 2010, 5938 : 426 - +
  • [37] Sparse Matrix Multiplication On An Associative Processor
    Yavits, L.
    Morad, A.
    Ginosar, R.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (11) : 3175 - 3183
  • [38] Effective Implementation of Matrix-Vector Multiplication on Intel's AVX multicore Processor
    Hassan, Somaia A.
    Mahmoud, Mountasser M. M.
    Hemeida, A. M.
    Saber, Mahmoud A.
    COMPUTER LANGUAGES SYSTEMS & STRUCTURES, 2018, 51 : 158 - 175
  • [39] NESTED CROSSBAR CONNECTION NETWORKS FOR OPTICALLY INTERCONNECTED PROCESSOR ARRAYS FOR VECTOR MATRIX MULTIPLICATION
    FELDMAN, MR
    GUEST, CC
    APPLIED OPTICS, 1990, 29 (08): : 1068 - 1076
  • [40] The ManArray™ embedded processor architecture
    Pechanek, GG
    Vassiliadis, S
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 348 - 355
12345