Performance of an embedded optical vector matrix multiplication processor architecture

被引:2
|
作者
Yang, C. [1 ,2 ]
Cui, G. X. [2 ]
Huang, Y. Y. [1 ,2 ]
Wu, L. [2 ]
Yang, H. [1 ]
Zhang, Y. H. [2 ]
机构
[1] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[2] Chinese Acad Sci, Suzhou Inst Nanotech & Nanobion, Suzhou 215125, Peoples R China
关键词
D O I
10.1049/iet-opt.2009.0012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An embedded architecture of optical vector matrix multiplier (OVMM) is presented. The embedded architecture is aimed at optimising the data flow of vector matrix multiplier (VMM) to promote its performance. Data dependence is discussed when the OVMM is connected to a cluster system. A simulator is built to analyse the performance according to the architecture. According to the simulation, Amdahl's law is used to analyse the hybrid opto-electronic system. It is found that the electronic part and its interaction with optical part form the bottleneck of system.
引用
收藏
页码:159 / 164
页数:6
相关论文
共 50 条
  • [21] FIBEROPTIC SIGNAL PROCESSOR WITH APPLICATIONS TO MATRIX-VECTOR MULTIPLICATION AND LATTICE FILTERING
    TUR, M
    GOODMAN, JW
    MOSLEHI, B
    BOWERS, JE
    SHAW, HJ
    OPTICS LETTERS, 1982, 7 (09) : 463 - 465
  • [22] Experiences with the Sparse Matrix-Vector Multiplication on a Many-core Processor
    Pichel, Juan C.
    Rivera, Francisco F.
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 7 - 15
  • [23] Parallel decomposition of combinatorial optimization problems using electro-optical vector by matrix multiplication architecture
    Tamir, Dan E.
    Shaked, Natan T.
    Geerts, Wilhelmus J.
    Dolev, Shlomi
    JOURNAL OF SUPERCOMPUTING, 2012, 62 (02): : 633 - 655
  • [24] HIGH-ACCURACY MATRIX MULTIPLICATION WITH OUTER PRODUCT OPTICAL PROCESSOR
    ATHALE, RA
    COLLINS, WC
    STILWELL, PD
    APPLIED OPTICS, 1983, 22 (03): : 368 - 370
  • [25] Parallel decomposition of combinatorial optimization problems using electro-optical vector by matrix multiplication architecture
    Dan E. Tamir
    Natan T. Shaked
    Wilhelmus J. Geerts
    Shlomi Dolev
    The Journal of Supercomputing, 2012, 62 : 633 - 655
  • [26] Understanding the performance of sparse matrix-vector multiplication
    Goumas, Georgios
    Kourtis, Kornilios
    Anastopoulos, Nikos
    Karakasis, Vasileios
    Koziris, Nectarios
    PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, : 283 - +
  • [27] Performance Aspects of Sparse Matrix-Vector Multiplication
    Simecek, I.
    ACTA POLYTECHNICA, 2006, 46 (03) : 3 - 8
  • [28] On improving the performance of sparse matrix-vector multiplication
    White, JB
    Sadayappan, P
    FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, 1997, : 66 - 71
  • [29] Matrix-based test vector decompression using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 159 - 165
  • [30] TIME EFFICIENT SYSTOLIC ARCHITECTURE FOR MATRIX-STAR-VECTOR MULTIPLICATION
    ZUBAIR, M
    MADAN, BB
    INFORMATION PROCESSING LETTERS, 1987, 24 (04) : 225 - 231