Memristor-based RRAM with applications

被引:50
作者
Duan ShuKai [1 ,2 ]
Hu XiaoFang [1 ]
Wang LiDan [1 ]
Li ChuanDong [3 ]
Mazumder, Pinaki [2 ]
机构
[1] Southwest Univ, Sch Elect & Informat Engn, Chongqing 400715, Peoples R China
[2] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[3] Chongqing Univ, Coll Comp, Chongqing 400044, Peoples R China
基金
中国国家自然科学基金; 美国国家科学基金会;
关键词
memristor; RRAM; binary information memory; multilevel memory; MODEL;
D O I
10.1007/s11432-012-4572-0
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently acclaimed the fourth fundamental circuit element, the memristor was theoretically predicted by Leon Chua in 1971, although its single device electronic implementation eluded the attention of integrated circuit designers for the past three decades and was first reported in 2008 by the Hewlett-Packard (HP) Laboratory researchers while developing crossbar-based ultra high-density nonvolatile memories. Memristor-based hybrid nanoscale CMOS technology is expected not only to impact the flash memory industries profoundly, but also to revolutionize digital and neuromorphic computing. The memristor exhibits a dynamical resistance state that depends on its excitation history and which can be exploited to build transistor-less nonvolatile semiconductor memory (NVSM), commonly known as resistive RAM (RRAM). This paper addresses an implementation scheme for memristor-based resistive random access memory (MRRAM), a nano-scale binary memory that is compatible with modern computer systems. Its structure is similar to that of static random access memory (SRAM), but with the memristor replacing the underlying RS flip-flop. By improving the MRRAM, we propose a multilevel memory with greater data density, which stores multiple bit information in gray-scale form in a memory unit. Reported computer simulations and numerical analyses verify the effectiveness of the proposed scheme in storing ASCII characters and gray-scale images in binary format.
引用
收藏
页码:1446 / 1460
页数:15
相关论文
共 28 条
[1]   Efficient Hybrid CMOS-Nano Circuit Design for Spiking Neurons and Memristive Synapses with STDP [J].
Afifi, Ahmad ;
Ayatollahi, Ahmad ;
Raissi, Farshid ;
Hajghassem, Hasan .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (09) :1670-1677
[2]  
[Anonymous], P INT WORKSH CNNA
[3]  
Biolek Z, 2009, RADIOENGINEERING, V18, P210
[4]  
Brzezinski A, 2008, ORGANIC ELECT, V11, P150
[5]   Compact Modeling and Corner Analysis of Spintronic Memristor [J].
Chen, Yiran ;
Wang, Xiaobin .
2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2009, :7-+
[6]   MEMRISTOR - MISSING CIRCUIT ELEMENT [J].
CHUA, LO .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (05) :507-+
[7]   Phase-transition driven memristive system [J].
Driscoll, T. ;
Kim, H. -T. ;
Chae, B. -G. ;
Di Ventra, M. ;
Basov, D. N. .
APPLIED PHYSICS LETTERS, 2009, 95 (04)
[8]  
Eshraghian K, 2010, IEEE T VLSI SYST, V99, P1
[9]   Polarization dependent two-photon properties in an organic crystal [J].
Fang, Hong-Hua ;
Yang, Jie ;
Ding, Ran ;
Chen, Qi-Dai ;
Wang, Lei ;
Xia, Hong ;
Feng, Jing ;
Ma, Yu-Guang ;
Sun, Hong-Bo .
APPLIED PHYSICS LETTERS, 2010, 97 (10)
[10]   A Flexible Solution-Processed Memristor [J].
Gergel-Hackett, Nadine ;
Hamadani, Behrang ;
Dunlap, Barbara ;
Suehle, John ;
Richter, Curt ;
Hacker, Christina ;
Gundlach, David .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) :706-708