A resource portfolio planning methodology for semiconductor wafer manufacturing

被引:16
作者
Chou, YC [1 ]
You, RC [1 ]
机构
[1] Natl Taiwan Univ, Inst Ind Engn, Taipei 106, Taiwan
关键词
batching efficiency; portfolio planning; semi conductor manufacturing; static capacity modelling; queuing capacity modelling;
D O I
10.1007/s001700170089
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Resource portfolio planning is a frequent task in semiconductor wafer fabrication plants, as process, machine and product technologies evolve rapidly and the plants go through capacity expansion. As wafer fabrication plants are complex integrated factories with conspicuous queuing effects, portfolio planning must take into consideration machine use, factory throughput, and total flow-time simultaneously. This paper describes it resource portfolio planning methodology for wafer fabrication foundry, plants. An improved static capacity model is first presented. A portfolio planning procedure based on static capacity estimation and queuing analysis is next described. This procedure enables the solution space of resource portfolios to be explored effectively and has demonstrated a capability superior to the current planning method in an industry, case study. A software implementation of the procedure is also used to clarify planning dilemmas. It is shown that empirical formulae can be used to estimate the efficiency of batch machines. It is also used to show three types of portfolio adjustment action: flow-time reduction, cost reduction and effectiveness improvement.
引用
收藏
页码:12 / 19
页数:8
相关论文
共 15 条
[1]   Configuration design of complex integrated manufacturing systems [J].
Chou, YC .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 1999, 15 (12) :907-913
[2]  
CHOU YC, 1999, INT S SEM MAN SANT C, P11
[3]   A queueing network model for semiconductor manufacturing [J].
Connors, DP ;
Feigin, GE ;
Yao, DD .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (03) :412-427
[4]  
DALLERY Y, 1986, P 2 ORSA TIMS C FLEX, P269
[5]  
FOWLER D, 1992, IEEE T SEMICONDUCTOR, V5, P294
[6]   DYNAMIC BATCHING HEURISTIC FOR SIMULTANEOUS PROCESSING [J].
GLASSEY, CR ;
WENG, WW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1991, 4 (02) :77-82
[7]  
GLASSEY CR, 1993, OPTIMIZATION IND MAT, P113
[8]  
HSIH HW, 1998, 7 INT S SEM MAN, P83
[9]   PRACTICAL ISSUES IN SCHEDULING AND DISPATCHING IN SEMICONDUCTOR WAFER FABRICATION [J].
JOHRI, PK .
JOURNAL OF MANUFACTURING SYSTEMS, 1993, 12 (06) :474-485
[10]  
KUSIAK A, 1986, FLEXIBLE MANUFACTURI