SecSoC: A Secure System on Chip Architecture for IoT Devices

被引:4
作者
Hroub, Ayman [1 ]
Elrabaa, Muhammad E. S. [2 ]
机构
[1] Birzeit Univ, Dept Elect & Comp Engn, Birzeit, Ramallah, Israel
[2] King Fahd Univ Petr & Minerals, Res Ctr Intelligent Secure Syst, Comp Engn Dept & Interdisciplinary, Dhahran, Saudi Arabia
来源
2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST) | 2022年
关键词
IoT securitr; secure processor; secure architecture; hardware security; hardware encryption; hardware decryption;
D O I
10.1109/HOST54066.2022.9839995
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
IoT technology is finding new applications every day and everywhere in our daily lives. With that, come new use cases with new challenges in terms of device and data security. One of such challenges arises from the fact that many IoT devices/nodes are no longer being deployed on owners' premises, but rather on public or private property other than the owner's. With potential physical access to the IoT node, adversaries can launch many attacks that circumvent conventional protection methods. In this paper, we propose Secure SoC (SecSoC), a secure system-on-chip architecture that mitigates such attacks. This include logical memory dump attacks, bus snooping attacks, and compromised operating systems. SecSoC relies on two main mechanisms, (1) providing security extensions to the compute engine that runs the user application without changing its instruction set, (2) adding a security management unit (SMU) that provide HW security primitives for encryption , hashing, random number generators, and secrets store (keys, certificates, etc.). SecSoC ensures that no secret or sensitive data can leave the SoC IC in plaintext. SecSoC is being implemented in Bluespec SystemVerilog. The experimental results will reveal the area, power, and cycle time overhead of these security extensions. Overall performance (total execution time) will also be evaluated using IoT benchmarks.
引用
收藏
页码:41 / 44
页数:4
相关论文
共 10 条
[1]  
[Anonymous], 2021, OPEN SOURCE RISC V C
[2]  
ARM, 2005, CISC VIS NETW IND GL
[3]   Shielding Applications from an Untrusted Cloud with Haven [J].
Baumann, Andrew ;
Peinado, Marcus ;
Hunt, Galen .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2015, 33 (03)
[4]  
Colp P, 2015, ACM SIGPLAN NOTICES, V50, P177, DOI [10.1145/2775054.2694380, 10.1145/2694344.2694380]
[5]   An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics [J].
Conti, Francesco ;
Schilling, Robert ;
Schiavone, Pasquale Davide ;
Pullini, Antonio ;
Rossi, Davide ;
Gurkaynak, Frank Kagan ;
Muehlberghuber, Michael ;
Gautschi, Michael ;
Loi, Igor ;
Haugou, Germain ;
Mangard, Stefan ;
Benini, Luca .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (09) :2481-2494
[6]  
Kaplan D., 2016, Tech. Rep.
[7]  
McGregor J. P., 2005, Computer Architecture News, V33, P16, DOI 10.1145/1055626.1055630
[8]  
MULLER T., 2011, P 20 USENIX C SECURI
[9]   Ginseng: Keeping Secrets in Registers When You Distrust the Operating System [J].
Yun, Min Hong ;
Zhong, Lin .
26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), 2019,
[10]   CaSE: Cache-Assisted Secure Execution on ARM Processors [J].
Zhang, Ning ;
Sun, Kun ;
Lou, Wenjing ;
Hou, Y. Thomas .
2016 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP), 2016, :72-90