共 8 条
- [2] Chi-Hui Lee, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P497, DOI 10.1109/ASPDAC.2011.5722241
- [3] Translation Validation of Loop Invariant Code Optimizations Involving False Computations [J]. VLSI DESIGN AND TEST, 2017, 711 : 767 - 778
- [4] SPARK: A high-level synthesis framework for applying parallelizing compiler transformations [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 461 - 466
- [6] Panda P. R., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P170, DOI 10.1109/ISSS.1995.520630
- [8] US