A method for I/O pins partitioning targeting 3D VLSI circuits

被引:0
|
作者
Hentschke, Renato [1 ]
Sawicki, Sandro [1 ]
Johann, Marcelo [1 ]
Reis, Ricardo [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil
来源
VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an algorithm for I/O pins partitioning and placement targeting 3D circuits. The method starts from a standard 2D placement of the pins around a flat rectangle and outputs a 3D representation of the circuit composed of a set of tiers and pins placed at the four sides of the resulting cube. The proposed algorithm targets a balanced distribution of the I/Os that is required both for accommodating the pins evenly as well as to serve as an starting point for cell placement algorithms that are initially guided by I/O's locations, such as analytical placers. Moreover, the I/O partitioning tries to set pins in such a way the it allows the cell placer to reach a reduced number of 3D-Vias. The method works in two phases: first the I/O partitioning considering the logic distances as weights; second, fix the I/Os and perform partitioning of the cells. The experimental results show the effectiveness of the approach on balance and number of 3D-Vias compared to simplistic methods for I/O partitioning, including traditional min-cut algorithms. Since our method contains the information of the whole circuit compressed in a small graph, it could actually improve the partitioning algorithm at the expense of more CPU time. Additional experiments demonstrated that the method could be adapted to further reduce the number of 3D-Vias if the I/O pin balance constraint can be relaxed.
引用
收藏
页码:259 / 279
页数:21
相关论文
共 50 条
  • [41] Partitioning contrast into distinct 3D surfaces
    Anderson, BL
    INVESTIGATIVE OPHTHALMOLOGY & VISUAL SCIENCE, 1996, 37 (03) : 1328 - 1328
  • [42] Integrated Circuits 3D Silicon Integration
    Chammah, T.
    Giuma, T.
    2009 FOURTH INTERNATIONAL CONFERENCE ON SYSTEMS (ICONS), 2009, : 204 - 209
  • [43] 3D Printed Transmission Line Circuits
    Jackson, Charlie
    2016 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2016, : 123 - 125
  • [44] MAPPING ELECTRICAL CIRCUITS IN 3D SPACE
    WILLIAMS, JD
    PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 147 - 160
  • [45] Test Challenges for 3D Integrated Circuits
    Lee, Hsien-Hsin S.
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 26 - 35
  • [46] Analytical Test of 3D Integrated Circuits
    Robertazzi, Raphael
    Scheurman, Micheal
    Wordeman, Matt
    Tian, Shurong
    Tyberg, Christy
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [47] 3D Integration of standard integrated circuits
    Puschmann, Rene
    Boettcher, Mathias
    Bartusseck, Irene
    Windrich, Frank
    Fiedler, Conny
    John, Peggy
    Manier, Charles
    Zoschke, Kai
    Grafe, Juergen
    Oppermann, Hermann
    Wolf, M. Juergen
    Lang, K. Dieter
    Ziesmann, Michael
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [48] Placement and routing in 3D integrated circuits
    Ababei, C
    Feng, Y
    Goplen, B
    Mogal, H
    Zhang, TP
    Bazargan, K
    Sapatnekar, S
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 520 - 531
  • [49] 3D Integrated Circuits Multifactor Placement
    Melikyan, V. Sh.
    Harutyunyan, A. G.
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [50] 3D CMOS/Molecular Hybrid Circuits
    Tu, Deyu
    Liu, Ming
    Wang, Wei
    Haruehanroengra, S.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2009, 9 (02) : 1015 - 1018