A Varied VSVM Strategy for Balancing the Neutral-Point Voltage of DC-Link Capacitors in Three-Level NPC Converters

被引：12

作者：

Gui, Shi Weng ^{[1
]}

Lin, Zhen Jun ^{[1
]}

Huang, Sheng Hua ^{[1
]}

机构：

[1] Huazhong Univ Sci & Technol, State Key Lab Adv Electromagnet Engn & Technol, Wuhan 430074, Peoples R China

来源：

ENERGIES | 2015年 / 8卷 / 03期

基金：

中国国家自然科学基金;

关键词：

PWM STRATEGY; SVPWM; ALGORITHM;

D O I：

10.3390/en8032032

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

In the research field of multilevel converters, three-level NPC (neutral-point-clamped) converters, which unfortunately may cause the deviation of the neutral-point voltage of DC-link capacitors, are widely discussed. Theoretically, virtual space vector modulation (VSVM) could guarantee the balance control of the neutral-point voltage. However, there still exist some uncontrollable space vector regions. Based on VSVM, this paper proposes a varied virtual space vector modulation (VVSVM) method for three-level NPC converters. Under complete modulation conditions, this method can control the balance of the neutral-point voltage of DC-link capacitors by adjusting the duty cycle of small vectors and regulating the current generated by virtual medium vectors. Compared with commonly used VSVM methods and mixed modulation strategies, this method is simpler and more practical. The effectiveness and validity of this method are verified by simulations and experiments.

引用

页码：2032 / 2047

页数：16

共 22 条

[1] Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms [J].

Beig, Abdul Rahiman ;

Narayanan, G. ;

Ranganathan, V. T. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) :486-494

[2] Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation [J].

Bendre, Ashish ;

Venkataramanan, Giri ;

Rosene, Don ;

Srinivasan, Vijay .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (03) :718-726

[3] Reduced switching loss pulse width modulation technique for three-level diode clamped inverter [J].

Chaturvedi, P. K. ;

Jain, S. ;

Agarwal, P. .

IET POWER ELECTRONICS, 2011, 4 (04) :393-399

[4] New approach in back-to-back m-level diode-clamped multilevel converter modelling and direct current bus voltages balancing [J].

Chaves, M. ;

Margato, E. ;

Silva, J. F. ;

Pinto, S. F. .

IET POWER ELECTRONICS, 2010, 3 (04) :578-589

[5] Space vector modulation strategy for neutral-point voltage balancing in three-level inverter systems [J].

Choi, Ui-Min ;

Lee, Kyo Beum .

IET POWER ELECTRONICS, 2013, 6 (07) :1390-1398

[6] Novel Switching Sequences for a Space-Vector-Modulated Three-Level Inverter [J].

Das, Soumitra ;

Narayanan, G. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (03) :1477-1487

[7] Efficient sequential switching hybrid modulation techniques for multiphase multilevel inverters [J].

Govindaraju, C. .

IET POWER ELECTRONICS, 2011, 4 (05) :557-569

[8]

Grigoletto Felipe Bovolini, 2009, 2009 Brazilian Power Electronics Conference. COBEP 2009, P1058, DOI 10.1109/COBEP.2009.5347717

[9]

[胡存刚 Hu Cungang], 2009, [电工技术学报, Transactions of China Electrotechnical Society], V24, P100

[10] Hybrid PWM Strategy of SVPWM and VSVPWM for NPC Three-Level Voltage-Source Inverter [J].

Jiang, Wei-dong ;

Du, Shao-wu ;

Chang, Liu-chen ;

Zhang, Yi ;

Zhao, Qin .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (10) :2607-2619

← 1 2 3 →