Dynamic fault diagnosis of combinational and sequential circuits on reconfigurable hardware

被引:5
作者
Kocan, Fatih [1 ]
Saab, Daniel G.
机构
[1] So Methodist Univ, Dallas, TX 75275 USA
[2] Case Western Reserve Univ, Cleveland, OH 44106 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2007年 / 23卷 / 05期
关键词
dynamic fault diagnosis; stuck-at faults; circuits; gate-level; emulation; FPGA;
D O I
10.1007/s10836-007-5009-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes an emulation-based method for locating stuck-at faults in combinational and synchronous sequential circuits. The method is based on automatically designing a circuit which implements a closest-match fault location algorithm specialized for the circuit under diagnosis (CUD). This method allows designers to perform dynamic fault location of stuck-at faults in large circuits, and eliminates the need for large storage required by a software-based fault dictionary. In fact, the approach is a pure hardware solution to fault diagnosis. We demonstrate the feasibility of the method in terms of hardware resources and diagnosis time by experimenting with ISCAS85 and ISCAS89 circuits. The emulation-based diagnosis method speeds up the diagnosis process by an order of magnitude compared to the software-based fault diagnosis. This speed-up is important, especially, when the on-line diagnosis of safety-critical systems is of concern.
引用
收藏
页码:405 / 420
页数:16
相关论文
共 29 条
[11]   A METHOD OF FAULT ANALYSIS FOR TEST-GENERATION AND FAULT-DIAGNOSIS [J].
COX, H ;
RAJSKI, J .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (07) :813-833
[12]   Diagnostic simulation of stuck-at faults in sequential circuits using compact lists [J].
Hartanto, I ;
Venkataraman, S ;
Fuchs, WK ;
Rudnick, EM ;
Patel, JH ;
Chakravarty, S .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (04) :471-489
[13]   Dynamic fault diagnosis for sequential circuits on reconfigurable hardware [J].
Kocan, F ;
Saab, DG .
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, :214-215
[14]  
KOCAN F, 2001, IEEE T VERY LARGER S, P691
[15]  
Kubiak K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P347, DOI 10.1109/DAC.1992.227780
[16]  
MIREMADI SG, 2003, P FIELD PROGR LOG AP
[17]   Parallel and scalable architecture for solving SATisfiability on reconfigurable FPGA [J].
Pagarani, T ;
Kocan, F ;
Saab, DG ;
Abraham, JA .
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :147-150
[18]  
Parreira A., 2003, P FIELD PROGR LOG AP
[19]  
PAUL WKF, 1991, P IEEE INT TEST C, P963
[20]   On dictionary-based fault location in digital logic circuits [J].
Pomeranz, I ;
Reddy, SM .
IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (01) :48-59