A low-power design for Reed-Solomon decoders

被引：0

作者：

Chang, HC ^{[1
]}

Lee, CY ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2003年 / 12卷 / 02期

关键词：

low-power design; Reed-Soloman codes; two-stage syndrome calculator; Berlekamp-Massey algorithm; Euclidean algorithm;

D O I：

10.1142/S0218126603000726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low-power design for the Reed-Solomon (RS) decoder is presented. Our approach includes a novel two-stage syndrome calculator that reduces the syndrome computations by one-half, a modified Berlekamp-Massey algorithm in the key equation solver and a terminated mechanism in the Chien search circuit. The test chip for (255,239) and (208,192) RS decoders are implemented by 0.25 mum CMOS 1P5M and 0.35 mum CMOS SPQM standard cells, respectively. Simulation results show our approach can work successfully and achieved large reduction of power consumption on the average.

引用

页码：159 / 170

页数：12

共 50 条

[1] Low-Power Design of Reed-Solomon Encoders
Zhang, Wei
Wang, Jing
Zhang, Xinmiao
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1560 - 1563
[2] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON DECODERS
LIU, KY
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (02) : 178 - 189
[3] A parametrical architecture for Reed-Solomon decoders
Petre, ME
Masera, G
SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 81 - 84
[4] Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing
Genser, Andreas
Bachmann, Christian
Steger, Christian
Hulzink, Jos
Berekovic, Mladen
2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 177 - +
[5] Algorithm-based low-power/high-speed Reed-Solomon decoder design
Raghupathy, Arun
Liu, K.J.R.
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000, 47 (11): : 1254 - 1270
[6] On the Average Complexity of Reed-Solomon List Decoders
Cassuto, Yuval
Bruck, Jehoshua
McEliece, Robert J.
IEEE TRANSACTIONS ON INFORMATION THEORY, 2013, 59 (04) : 2336 - 2351
[7] Algorithm-based low-power/high-speed Reed-Solomon decoder design
Raghupathy, A
Liu, KJR
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (11) : 1254 - 1270
[8] A low-power Reed-Solomon decoder for STM-16 optical communications
Chang, HC
Lin, CC
Lee, CY
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 351 - 354
[9] Reed-Solomon codes for low power communications
Biard, Lionel
Noguet, Dominique
Journal of Communications, 2008, 3 (02): : 13 - 21
[10] High-speed architectures for Reed-Solomon decoders
Sarwate, DV
Shanbhag, NR
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 641 - 655

← 1 2 3 4 5 →