Performance and communication energy constrained embedded benchmark for fault tolerant core mapping onto NoC architectures

被引:3
作者
Kumar, Aruru Sai [1 ]
Rao, T. V. K. Hanumantha [1 ]
Reddy, B. Naresh Kumar [2 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Warangal, Andhra Pradesh, India
[2] Digital Univ Kerala IIITM Kerala, Sch Elect Syst & Automat, Trivendrum, India
关键词
system-on-chip; SoC; network-on-chip; NoC; core; core mapping; core failure; fault tolerance; FT; multimedia benchmarks; communication energy; system performance; execution time; MESH-BASED NETWORK; RELIABILITY; AWARE;
D O I
10.1504/IJAHUC.2022.125427
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the rapid growth of the components encapsulated on the on-chip architecture, the performance degradation and communication issues between the cores significantly impact NoC architecture. It also increases the possibility of core failures encountered in an application, leading to a faulty network. This research implemented fault-tolerant mapping algorithm (FTMAP) that focuses predominantly on replacing the faulty cores and assessing the communication and the execution time of the network by employing it on various multimedia benchmarks. The experimental outcomes reveal that it reduces the communication energy by 8%, 12%, 14% with respect to NFT, 1FT, 2FT compared to FTTG and 6%, 9%, 10% with respect to NFT, 1FT, 2FT when compared to K-FTTG. The reduction of the execution time has also outperformed by 18%, 24%, 26% with respect to NFT, 1FT, 2FT compared to FTTG and 13%, 19%, 21% with respect to NFT, 1FT, 2FT when compared to K-FTTG.
引用
收藏
页码:108 / 117
页数:11
相关论文
共 39 条
  • [1] [Anonymous], 2016, 2016 IEEE S SERIES C, DOI DOI 10.1109/SSCI.2016.7850174
  • [2] [Anonymous], 2017, 2017 IEEE INT S CIRC, DOI DOI 10.1109/IS-CAS.2017.8050632
  • [3] [Anonymous], 2018, NETWORK ON CHIP NEXT
  • [4] Evaluation of low power consumption network on chip routing architecture
    Arulananth, T. S.
    Baskar, M.
    Sankar, Udhaya S. M.
    Thiagarajan, R.
    Dalton, Arul G.
    Rajeshwari, Pasupuleti Raja
    Kumar, Aruru Sai
    Suresh, A.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2021, 82 (82)
  • [5] System level fault-tolerance core mapping and FPGA-based verification of NoC
    Becchu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. MICROELECTRONICS JOURNAL, 2017, 70 : 16 - 26
  • [6] Hardware implementation of fault tolerance NoC core mapping
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. TELECOMMUNICATION SYSTEMS, 2018, 68 (04) : 621 - 630
  • [7] Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. WIRELESS PERSONAL COMMUNICATIONS, 2018, 100 (02) : 213 - 225
  • [8] An energy-efficient fault-aware core mapping in mesh-based network on chip systems
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2018, 105 : 79 - 87
  • [9] High-performance and energy-efficient fault-tolerance core mapping in NoC
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    [J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2017, 16 : 1 - 10
  • [10] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +