HELIX: Design and Synthesis of Hybrid Nanophotonic Application-Specific Network-On-Chip Architectures

被引:0
作者
Bahirat, Shirish [1 ]
Pasricha, Sudeep [1 ]
机构
[1] Colorado State Univ, ECE Dept, Ft Collins, CO 80523 USA
来源
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014) | 2015年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hybrid nanophotonic-electric networks-on-chip (NoC) have been recently proposed to overcome the challenges of high data transfer latencies and significant power dissipation in traditional electrical NoCs. But hybrid NoCs with nanophotonic guided waveguides and silicon microring resonator modulators impose many challenges such as high thermal tune up power and crossing losses. Due to these challenges productization of such architectures has yet to become commercially viable. Unfortunately, increasing embedded application complexity, hardware dependencies, and performance variability makes optimizing hybrid NoCs a daunting task because of the need to explore a massive design space at the system-level. To date, no prior work has addressed the problem of synthesizing application-specific hybrid nanophotonic-electric NoCs with an irregular topology. Considering the above unaddressed major challenges, in this paper we propose the HELIX framework for application-specific synthesis of hybrid NoC architectures that combine electrical NoCs with free-space nanophotonic NoCs. Based on our experimental studies, we demonstrate that our HELIX framework produces superior NoC architectures that achieve 3.06x power improvements compared to synthesis frameworks proposed in prior work for electrical NoCs.
引用
收藏
页码:91 / 98
页数:8
相关论文
共 36 条
[1]  
Abousamra A., 2011, PROC 5 IEEEACM INT S, P89
[2]   Fixed-outline floorplanning: Enabling hierarchical design [J].
Adya, SN ;
Markov, IL .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) :1120-1135
[3]  
Ascia G., 2004, P CODES ISSS
[4]  
Bahirat S., 2010, P IEEE ISQED
[5]  
Bahirat S., 2014, IEEE T EMBE IN PRESS
[6]  
Bahirat S., 2012, P IEEE ISQED
[7]  
Bahirat S., 2009, P CODES ISSS
[8]   The PARSEC Benchmark Suite: Characterization and Architectural Implications [J].
Bienia, Christian ;
Kumar, Sanjeev ;
Singh, Jaswinder Pal ;
Li, Kai .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :72-81
[9]   Automated techniques for synthesis of application-specific network-on-chip architectures [J].
Chatha, Karam S. ;
Srinivasan, Krishnan ;
Konjevod, Goran .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) :1425-1438
[10]  
Chrostowski L., 2006, PROC INT SEMICOND LA, P117