Pulse-Width Modulation in Sigma-Delta Modulators

被引:0
作者
Colodro, F. [1 ]
Torralba, A. [1 ]
机构
[1] Univ Seville, Dept Elect Engn, Seville, Spain
来源
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词
TO-DIGITAL CONVERSION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Time-encoding machines map analog or multi-bit digital signals to a binary stream. The information contained in the input signal is preserved by the high resolution achieved in the time domain. Pulse-Width Modulators (PWMs) rely on a similar operation principle. This paper explores two applications of PWMs to the design of data converters based on Sigma-Delta Modulators (SDMs). In the first case, the multibit output sequence of a digital SDM is PW modulated and, then, converted to analog by a low resolution Digital-to-Analog Converter (DAC). This paper shows that, with a proper selection of the PWM, the output signal is free from the errors produced by the sampled nature of the signal to be converted. What's more, it does not exhibit even-order harmonic distortion, either. In the second case, the output of the quantiser in a multibit continuous-time SDM is converted to a digital PW modulated signal and then fed back to the input of the loop filter. In both cases a multibit DAC can be replaced by a single-bit one and the dynamic-element matching circuitry, which increases the modulator complexity and power consumption, can be removed.
引用
收藏
页码:1081 / 1084
页数:4
相关论文
共 10 条
  • [1] BAIRD RT, 1995, IEEE INT SYMP CIRC S, P13, DOI 10.1109/ISCAS.1995.521439
  • [2] Continuous-time sigma-delta modulator with an embedded pulsewidth modulation
    Colodro, Francisco
    Torralba, Antonio
    Laguna, Marta
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (03) : 775 - 785
  • [3] New Continuous-Time Multibit Sigma-Delta Modulators With Low Sensitivity to Clock Jitter
    Colodro, Francisco
    Torralba, Antonio
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (01) : 74 - 83
  • [4] Spectral shaping of circuit errors in digital-to-analog converters
    Galton, I
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (10): : 808 - 817
  • [5] Analog-to-digital conversion using noise shaping and time encoding
    Hernandez, Luis
    Prefasi, Enrique
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 2026 - 2037
  • [6] Kikkert C. J., 1975, Proceedings of the Institution of Radio and Electronics Engineers, Australia, V36, P83
  • [7] MULTIBIT SIGMA-DELTA A/D CONVERTER INCORPORATING A NOVEL CLASS OF DYNAMIC ELEMENT MATCHING TECHNIQUES
    LEUNG, BH
    SUTARJA, S
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01): : 35 - 51
  • [8] NORSWORTHY SR, 1999, DELTA SIGMA DATA CON
  • [9] Sigma-delta modulators operating at a limit cycle
    Ouzounov, Sotir
    Hegt, Hans
    Van Roermund, Arthur
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) : 399 - 403
  • [10] Analog-to-digital conversion via duty-cycle modulation
    Roza, E
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (11): : 907 - 914