共 5 条
[1]
Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:209-212
[2]
LIEBMANN R, 2006, SISPAD 06
[3]
LOIKO KV, 2006, SISPAD 06