Design of Generic Floating Point Multiplier and Adder/Subtractor Units

被引：4

作者：

Hamid, Lamiaa S. A. ^{[1
]}

Shehata, Khaled A. ^{[2
]}

El-Ghitani, Hassan ^{[1
]}

ElSaid, Mohamed ^{[3
]}

机构：

[1] Misr Int Uni, ECE Dept, Cairo, Egypt

[2] Arab Acad Sci & Technol, ECE Dept, Cairo, Egypt

[3] Ain Shamis Univ, ECE Dept, Cairo, Egypt

来源：

2010 12TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM) | 2010年

关键词：

floating point; FPGA; Pipelined Architecture; HIGH-PERFORMANCE;

D O I：

10.1109/UKSIM.2010.117

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

A high speed generic Floating Point Unit (FPU) consisting of a multiplier and adder/subtractor units is proposed. A novel multiplication algorithm is proposed and used in the multiplier implementation. The new algorithm depends on dividing the multiplication operation into several smaller multiplications performed in parallel. The output from these multiplications is then manipulated in a manner to give the final result of the original multiplication operation. The adder/subtractor unit is implemented using the Leading One Detector (LOD) algorithm. In order to achieve high maximum, speed, both units were deeply pipelined. The design is written using VHDL code and mapped to Virtex2, Virtex4 and Virtex5 FPGAs. Both units can operate at more than 400 MHz on Virtex4.

引用

页码：615 / 618

页数：4

共 50 条

[21] A Combined Decimal and Binary Floating-point Multiplier [J].

Tsen, Charles ;

Gonzalez-Navarro, Sonia ;

Schulte, Michael ;

Hickmann, Brian ;

Compton, Katherine .

2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, :8-+

[22] Implementation of Fused Floating Point Three Term Adder Unit [J].

Popalghat, Mahesh ;

Palsodkar, Prasanna .

2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, :1343-1346

[23] Dual-mode floating-point adder architectures [J].

Akkas, Ahmet .

JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) :1129-1142

[24] Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder [J].

Ram, Sadhu Sai ;

Varghese, Kuruvilla .

2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, :343-347

[25] A floating-point multiplier based on angle representation method [J].

Gan, Bo ;

Wang, Kang ;

Wang, Guangsen ;

Zheng, Huiji ;

Chen, Guoyong .

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (12) :6479-6487

[26] Reduced latency IEEE floating-point standard adder architectures [J].

Beaumont-Smith, A ;

Burgess, N ;

Lefrere, S ;

Lim, CC .

14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, :35-42

[27] Design and Implementation for Quadruple Precision Floating-point Multiplier Based on FPGA with Lower Resource Occupancy [J].

Kang Lei ;

Yan Xiao-ying .

2014 Fifth International Conference on Intelligent Systems Design and Engineering Applications (ISDEA), 2014, :326-329

[28] FPGA Implementation of a Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier [J].

Baesler, Malte ;

Teufel, Thomas .

2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, :6-11

[29] Hardware Implementation of a High Speed Floating Point Multiplier Based on FPGA [J].

Gong Renxi ;

Zhang Shangjun ;

Zhang Hainan ;

Meng Xiaobi ;

Gong Wenying ;

Xie Lingling ;

Huang Yang .

ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, :1902-+

[30] Alleviation of Data Timing Channels in Normalized/Subnormal Floating Point Multiplier [J].

Pitchai, Senthil ;

Jayanthi, V. E. .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (01)

← 1 2 3 4 5 →