Novel FPGA-based low-cost hardware architecture for the PRESENT block cipher

被引：27

作者：

Lara-Nino, Carlos Andres ^{[1
]}

Morales-Sandoval, Miguel ^{[1
]}

Diaz-Perez, Arturo ^{[1
]}

机构：

[1] IPN, Unidad Tamaulipas, Ctr Invest & Estudios Avanzados, Ciudad Victoria, Tamaulipas, Mexico

来源：

19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016) | 2016年

关键词：

D O I：

10.1109/DSD.2016.46

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel FPGA-based design for the lightweight block cipher PRESENT and its implementation results. The proposed design allows to study area-performance trade-offs and thus constructing smaller or faster implementations. When optimized by area, the proposed design exhibits smaller latency and fewer FPGA resources than representative related works in the literature.

引用

页码：646 / 650

页数：5

共 50 条

[11] A Novel Low-cost FPGA-based Real-time Object Tracking System
Gao, Peng
Yuan, Ruyue
Lin, Zhicong
Zhang, Linsheng
Zhang, Yan
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 654 - 657
[12] A Low-Cost FPGA-based SVM Classifier for Melanoma Detection
Afifi, Shereen
GholamHosseini, Hamid
Sinha, Roopak
2016 IEEE EMBS CONFERENCE ON BIOMEDICAL ENGINEERING AND SCIENCES (IECBES), 2016, : 631 - 636
[13] An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation
Pandey, Jai Gopal
Goel, Tarun
Karmakar, Abhijit
VLSI DESIGN AND TEST, 2017, 711 : 270 - 278
[14] A General Low-Cost Fast Hybrid Reconfiguration Architecture for FPGA-Based Self-Adaptive System
Yao, Rui
Zhu, Ping
Du, Junjie
Wang, Meiqun
Zhou, Zhaihe
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (03): : 616 - 626
[15] Lightweight Hardware Architectures for the Present Cipher in FPGA
Andres Lara-Nino, Carlos
Diaz-Perez, Arturo
Morales-Sandoval, Miguel
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (09) : 2544 - 2555
[16] An FPGA-Based Autofocusing Hardware Architecture for Digital Holography
Chen, Huan-Yuan
Hwang, Wen-Jyi
Cheng, Chau-Jern
Lai, Xin-Ji
IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2019, 5 (02) : 287 - 300
[17] A Highly Parallel FPGA-based Evolvable Hardware Architecture
Cancare, Fabio
Castagna, Marco
Renesto, Matteo
Sciuto, Donatella
PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 608 - 615
[18] FPGA-Based Parallel Hardware Architecture For SIFT Algorithm
Peng, J. Q.
Liu, Y. H.
Lyu, C. Y.
Li, Y. H.
Zhou, W. G.
Fan, K.
2016 IEEE INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING AND ROBOTICS (IEEE RCAR), 2016, : 277 - 282
[19] An FPGA hardware implementation of the Rijndael block cipher
Dhoha, Chorfi
Ben Othman, Slim
Ben Saoud, Slim
IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354
[20] From cognitive architectures to hardware:: A low cost FPGA-based design experience
Lopez, Ignacio
Sanz, Ricardo
Moreno, Felix
Salvador, Ruben
Alarcon, Jaime
2007 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, CONFERENCE PROCEEDINGS BOOK, 2007, : 499 - +

← 1 2 3 4 5 →