Novel FPGA-based low-cost hardware architecture for the PRESENT block cipher

被引：27

作者：

Lara-Nino, Carlos Andres ^{[1
]}

Morales-Sandoval, Miguel ^{[1
]}

Diaz-Perez, Arturo ^{[1
]}

机构：

[1] IPN, Unidad Tamaulipas, Ctr Invest & Estudios Avanzados, Ciudad Victoria, Tamaulipas, Mexico

来源：

19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016) | 2016年

关键词：

D O I：

10.1109/DSD.2016.46

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a novel FPGA-based design for the lightweight block cipher PRESENT and its implementation results. The proposed design allows to study area-performance trade-offs and thus constructing smaller or faster implementations. When optimized by area, the proposed design exhibits smaller latency and fewer FPGA resources than representative related works in the literature.

引用

页码：646 / 650

页数：5

共 50 条

[1] A Low-Cost FPGA-Based Test and Diagnosis Architecture for SRAMs
Di Carlo, Stefano
Prinetto, Paolo
Scionti, Alberto
Figueras, Joan
Manich, Salvador
Rodriguez-Montanes, Rosa
2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM TESTING AND VALIDATION LIFECYCLE, 2009, : 141 - +
[2] A Low-Cost and Flexible FPGA Implementation for SPECK Block Cipher
Nemati, Ali
Feizi, Soheil
Ahmadi, Arash
Makki, Vahab Al-din
2015 12TH INTERNATIONAL IRANIAN SOCIETY OF CRYPTOLOGY CONFERENCE ON INFORMATION SECURITY AND CRYPTOLOGY (ISCISC), 2015, : 42 - 47
[3] Hardware architectures for PRESENT block cipher and their FPGA implementations
Pandey, Jai Gopal
Goel, Tarun
Karmakar, Abhijit
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 958 - 969
[4] An FPGA-Based Hardware Low-Cost, Low-Consumption Target-Recognition and Sorting System
Wang, Yulu
Han, Yi
Chen, Jun
Wang, Zhou
Zhong, Yi
WORLD ELECTRIC VEHICLE JOURNAL, 2023, 14 (09):
[5] A low-cost and highly compact FPGA-based encryption/decryption architecture for AES algorithm
Equihua, Christian
Anides, Esteban
Garcia, Luis
Vazquez, Eduardo
Sanchez, Gabriel
Avalos, Juan-Gerardo
Sanchez, Giovanny
IEEE LATIN AMERICA TRANSACTIONS, 2021, 19 (09) : 1443 - 1450
[6] Design and Characterization of a Low-Cost FPGA-Based TDC
Tontini, Alessandro
Gasparini, Leonardo
Pancheri, Lucio
Passerone, Roberto
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (02) : 680 - 690
[7] Architecture of A Novel Low-Cost Hardware Neural Network
Khalil, Kasem
Eldash, Omar
Dey, Bappaditya
Kumar, Ashok
Bayoumi, Magdy
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 1060 - 1063
[8] A Low-Cost Self-Test Architecture Integrated With PRESENT Cipher Core
Haider, Zeeshan
Javeed, Khalid
Song, Mei
Wang, Xiaojun
IEEE ACCESS, 2019, 7 : 46045 - 46058
[9] Low-cost and two-cycle hardware structures of PRINCE lightweight block cipher
Rashidi, Bahram
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (08) : 1227 - 1243
[10] LDCPUF: A Novel FPGA-based Physical Unclonable Function with Ultra-low Hardware Cost
Luo Zufeng
Yuan Guoshun
IEICE ELECTRONICS EXPRESS, 2022, 19 (16)

← 1 2 3 4 5 →