Design of a hard real-time multi-core testbed for energy measurement

被引:1
作者
Wei, Tongquan [1 ]
Chen, Xiaodao [2 ]
Mishra, Piyush [3 ]
机构
[1] E China Normal Univ, Shanghai 200062, Peoples R China
[2] Michigan Technol Univ, Houghton, MI 49931 USA
[3] GE Global Res, Niskayuna, NY USA
关键词
Dynamic voltage scaling; Hard real-time systems; Multi-core testbed; Rate monotonic scheduling; Task allocation and scheduling; FAULT-TOLERANCE; SYSTEMS; POWER;
D O I
10.1016/j.mejo.2011.03.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic methodology for designing a hard real-time multi-core testbed to validate and benchmark various rate monotonic scheduling (RMS)-based task allocation and scheduling schemes in energy consumption. The hard real-time multi-core testbed comprises Intel Core Duo T2500 processor with dynamic voltage scaling (DVS) capability and runs the Linux Fedora 8 operating system supporting soft real-time scheduling. POSIX threads API and Linux FIFO scheduling policy are utilized to facilitate the design and Dhrystone-based tasks are generated to verify the design. A LabView-based DAQ system is designed to measure the energy consumption of CPU and system board of the testbed. A case study of task allocation and scheduling algorithms is also presented that aim to optimize the schedule feasibility and energy consumed by the processor and memory module in the multi-core platform. The experience from the implementation is summarized to serve as potential guidelines for other researchers and practitioners. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1176 / 1185
页数:10
相关论文
共 25 条
  • [1] AIENAWY T, 2005, IEEE REAL TIM EMB TE, P213
  • [2] [Anonymous], 1973, J ACM
  • [3] Bovet D. P., 2005, Understanding The Linux Kernel, V3rd
  • [4] Design issues for dynamic voltage scaling
    Burd, TD
    Brodersen, RW
    [J]. ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 9 - 14
  • [5] CHEN J, 2004, IEEE EUR C REAL TIM, P101
  • [6] CHU H, 1997, P EUR WORKSH INT DIS
  • [7] GRUNWALD D, 2000, S OP SYST DES IMPL, P73
  • [8] Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems
    Krishna, CM
    Lee, YH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (12) : 1586 - 1593
  • [9] LEE C, 1996, P MULT
  • [10] LEHOCZKY J, 1989, IEEE REAL TIM SYST S