Room temperature growth of wafer-scale silicon nanowire arrays and their Raman characteristics

被引:66
作者
Kumar, Dinesh [1 ]
Srivastava, Sanjay K. [1 ]
Singh, P. K. [1 ]
Sood, K. N. [1 ]
Singh, V. N. [2 ]
Dilawar, Nita [1 ]
Husain, M. [3 ]
机构
[1] Natl Phys Lab, New Delhi 110012, India
[2] Indian Inst Technol, Dept Phys, New Delhi 110016, India
[3] Jamia Millia Islamia, Dept Phys, Fac Nat Sci, New Delhi 110025, India
关键词
Silicon nanowires; Electroless etching; Silver catalyst; Raman spectroscopy; High-rate synthesis; LIQUID-SOLID GROWTH; SILVER NANOPARTICLES; FABRICATION; NANOHOLES;
D O I
10.1007/s11051-009-9795-7
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We report a simple, inexpensive, and rapid process for large area growth of vertically aligned crystalline silicon nanowires (SiNWs) of diameter 40-200 nm and variable length directly on p-type (100) silicon substrate. The process is based on Ag-induced selective etching of silicon wafers wherein the growth of SiNWs was carried out using the aqueous HF solution containing Ag+ ions at room temperature in a Teflon vessel. Effect of etching time has been investigated to understand the evolution of SiNW arrays. It has been found that the length of SiNWs has a linear dependence on the etching time for small to moderate periods (0-2 h). However, etching rate decreases slowly for long etching times (> 2 h). Scanning electron microscopy was used to study the morphology of the SiNW arrays. Structural and compositional analysis was carried out using Raman spectroscopy and high-resolution transmission electron microscopy equipped with energy dispersive X-ray spectroscopy. Orders of magnitude intensity enhancement along with a small downshift and broadening in the first-order Raman peak of SiNW arrays was observed in comparison to the bulk crystalline silicon.
引用
收藏
页码:2267 / 2276
页数:10
相关论文
共 28 条
[1]  
BAUER J, 2007, APPL PHYS LETT, V90
[2]  
CHUEN YL, 2005, APPL PHYS LETT, V86
[3]   Silver catalysis in the fabrication of silicon nanowire arrays [J].
Fang, Hui ;
Wu, Yin ;
Zhao, Jiahao ;
Zhu, Jing .
NANOTECHNOLOGY, 2006, 17 (15) :3768-3774
[4]   Charge exchange processes during the open-circuit deposition of nickel on silicon from fluoride solutions [J].
Gorostiza, P ;
Kulandainathan, MA ;
Díaz, R ;
Sanz, F ;
Allongue, P ;
Morante, JR .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (03) :1026-1030
[5]   Logic gates and computation from assembled nanowire building blocks [J].
Huang, Y ;
Duan, XF ;
Cui, Y ;
Lauhon, LJ ;
Kim, KH ;
Lieber, CM .
SCIENCE, 2001, 294 (5545) :1313-1317
[6]   Nanowires for integrated multicolor nanophotonics [J].
Huang, Y ;
Duan, XF ;
Lieber, CM .
SMALL, 2005, 1 (01) :142-147
[7]   Enhanced channel modulation in dual-gated silicon nanowire transistors [J].
Koo, SM ;
Li, QL ;
Edelstein, MD ;
Richter, CA ;
Vogel, EM .
NANO LETTERS, 2005, 5 (12) :2519-2523
[8]   Black nonreflecting silicon surfaces for solar cells [J].
Koynov, S ;
Brandt, MS ;
Stutzmann, M .
APPLIED PHYSICS LETTERS, 2006, 88 (20)
[9]   Growth parameters and shape specific synthesis of silicon nanowires by the VLS method [J].
Latu-Romain, Laurence ;
Mouchet, Celine ;
Cayron, Cyril ;
Rouviere, Emmanuelle ;
Simonato, Jean-Pierre .
JOURNAL OF NANOPARTICLE RESEARCH, 2008, 10 (08) :1287-1291
[10]   THE PHYSICS OF MACROPORE FORMATION IN LOW DOPED N-TYPE SILICON [J].
LEHMANN, V .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (10) :2836-2843