A split-based fully digital feedforward background calibration technique for timing mismatch in TIADC

被引:5
|
作者
Chen, Hongmei [1 ]
Yin, Yongsheng [1 ]
Liu, Tao [2 ]
Gan, Linhao [1 ]
Xiao, Rui [1 ]
Yan, Hui [1 ]
Deng, Honghui [1 ]
机构
[1] Hefei Univ Technol, Inst VLSI Design, Hefei 230009, Peoples R China
[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
关键词
Time-interleaved ADC; Split; Timing mismatch; Feedforward; TIME-INTERLEAVED ADC;
D O I
10.1016/j.vlsi.2019.11.009
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a split-based feedforward calibration technique for timing mismatch of Time-Interleaved Analog-to-Digital Converter (TI-ADC). The timing mismatch is estimated by using the difference between corresponding sample points of paired split-sub-ADCs, and compensated by a non-derivative interpolation method. Compared with traditional feedback methods with LMS iterative, the proposed feedforward calibration method can achieve much higher calibration speed and the complexity of digital post-processing is greatly relaxed without using of any dummy channel or filters. In addition, it has good calibration effects in both single-tone and multi-tone input conditions. Applied in a 1 GS/s 12-bit TIADC, the simulation result shows a convergence time of 1 x 10(4)Ts under Nyquist frequency input with 2%Ts initial timing mismatch, and the peak signal to noise and distortion ratio of TI-ADC is improved from 37.54 dB to 67.60 dB with a normalized frequency of single-tone input signal f(i)(n)/f(s) = 0.474. For a multi-tone input signal which contains 10 evenly distributed frequency points in the Nyquist frequency range, after calibration, the signal to noise and distortion improves 28.33 dB.
引用
收藏
页码:105 / 114
页数:10
相关论文
共 41 条
  • [31] A Statistics-Based Background Timing Skew Calibration Algorithm for Time-Interleaved ADCs
    Feng, Yufan
    Gai, Weixin
    Cui, Xiaole
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [32] A 1-GS/s 11.5-ENOB Time-Interleaved ADC with Fully Digital Background Calibration
    Nakamura, Yohei
    Oshima, Takashi
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1332 - 1335
  • [33] Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review
    Guo, Mingqiang
    Sin, Sai-Weng
    Qi, Liang
    Xu, Dengke
    Wang, Guoxing
    Martins, Rui P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2564 - 2569
  • [34] A timing mismatch calibration method for time-interleaved ADC based on spectral characteristics
    College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing
    100124, China
    Tien Tzu Hsueh Pao, 3 (587-590): : 587 - 590
  • [35] A new adaptive blind background calibration of gain and timing mismatch for a two-channel time-interleaved ADC
    Nassiri, Mohammad Issvand
    Rezvanyvardom, Mandi
    MICROELECTRONICS JOURNAL, 2018, 77 : 26 - 33
  • [36] Fully digital background calibration of channel mismatches in time-interleaved ADCs using recursive least square algorithm
    Van-Phuc Hoang
    Van-Thanh Ta
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 130 (130)
  • [37] A 12-Bit Time-Interleaved 400-MS/s Pipelined ADC With Split-ADC Digital Background Calibration in 4,000 Conversions/Channel
    Hung, Tsung-Chih
    Liao, Fan-Wei
    Kuo, Tai-Haur
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (11) : 1810 - 1814
  • [38] A 2.5-GS/s Time-Interleaved SAR-Assisted Ringamp-Based Pipelined ADC with Digital Background Calibration
    Lan, Jingchao
    Zhai, Danfeng
    Chen, Yongzhen
    Ni, Zhekan
    Shen, Xingchen
    Ye, Fan
    Ren, Junyan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2655 - 2659
  • [39] A digital calibration technique for N-channel time-interleaved ADC based on simulated annealing algorithm
    Zhang, Yuhao
    Han, Chenxi
    Liu, Shubin
    MICROELECTRONICS JOURNAL, 2023, 133
  • [40] A 2.5-GS/s Four-Way-Interleaved Ringamp-Based Pipelined-SAR ADC with Digital Background Calibration in 28-nm CMOS
    Lan, Jingchao
    Zhai, Danfeng
    Chen, Yongzhen
    Ni, Zhekan
    Shen, Xingchen
    Ye, Fan
    Ren, Junyan
    ELECTRONICS, 2021, 10 (24)