A split-based fully digital feedforward background calibration technique for timing mismatch in TIADC

被引:5
|
作者
Chen, Hongmei [1 ]
Yin, Yongsheng [1 ]
Liu, Tao [2 ]
Gan, Linhao [1 ]
Xiao, Rui [1 ]
Yan, Hui [1 ]
Deng, Honghui [1 ]
机构
[1] Hefei Univ Technol, Inst VLSI Design, Hefei 230009, Peoples R China
[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
关键词
Time-interleaved ADC; Split; Timing mismatch; Feedforward; TIME-INTERLEAVED ADC;
D O I
10.1016/j.vlsi.2019.11.009
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a split-based feedforward calibration technique for timing mismatch of Time-Interleaved Analog-to-Digital Converter (TI-ADC). The timing mismatch is estimated by using the difference between corresponding sample points of paired split-sub-ADCs, and compensated by a non-derivative interpolation method. Compared with traditional feedback methods with LMS iterative, the proposed feedforward calibration method can achieve much higher calibration speed and the complexity of digital post-processing is greatly relaxed without using of any dummy channel or filters. In addition, it has good calibration effects in both single-tone and multi-tone input conditions. Applied in a 1 GS/s 12-bit TIADC, the simulation result shows a convergence time of 1 x 10(4)Ts under Nyquist frequency input with 2%Ts initial timing mismatch, and the peak signal to noise and distortion ratio of TI-ADC is improved from 37.54 dB to 67.60 dB with a normalized frequency of single-tone input signal f(i)(n)/f(s) = 0.474. For a multi-tone input signal which contains 10 evenly distributed frequency points in the Nyquist frequency range, after calibration, the signal to noise and distortion improves 28.33 dB.
引用
收藏
页码:105 / 114
页数:10
相关论文
共 41 条
  • [21] Fully Digital Feedforward Background Calibration of Time Skew for Sub-Sampling Time-interleaved Analog-to-digital Converter
    Deng Honghui
    Yan Hui
    Xiao Rui
    Chen Hongmei
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (02) : 410 - 417
  • [22] Adaptive digital calibration of timing mismatch for TIADCs using correlation
    Pan Huiqing
    Ye Peng
    Zhang Yijiao
    Guo Lianping
    Zeng Hao
    PROCEEDINGS OF 2019 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2019, : 1843 - 1848
  • [23] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Abbaszadeh, Asgar
    Aghdam, Esmaeil N.
    Rosado-Munoz, Alfredo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 299 - 310
  • [24] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Asgar Abbaszadeh
    Esmaeil N. Aghdam
    Alfredo Rosado-Muñoz
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 299 - 310
  • [25] Background Timing-Skew Mismatch Calibration for Time-Interleaved ADCs
    Guo, Mingqiang
    Sin, Sai-Weng
    Martins, Rui P.
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 248 - 249
  • [26] An all-digital low-complexity blind background calibration of timing mismatch in time-interleaved ADCs
    Zhong, Wei
    Lang, Lili
    Dong, Yemin
    MICROELECTRONICS JOURNAL, 2024, 151
  • [27] A Background Timing Skew Calibration Technique in Time-Interleaved ADCs With Second Order Compensation
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    Yang, Yintang
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 53 - 56
  • [28] A Full-Band Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Ye, Xin
    Luo, Jian
    Ning, Ning
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (06)
  • [29] All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters
    Chen, Shuai
    Wang, Luke
    Zhang, Hong
    Murugesu, Rosanah
    Dunwell, Dustin
    Carusone, Anthony Chan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (09) : 2552 - 2560
  • [30] A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs
    Lu, Zhifei
    Zhang, Wei
    Tang, He
    Peng, Xizhu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (06) : 887 - 891