CNT integration on different materials suitable for VLSI interconnects

被引:2
|
作者
Okuno, Hanako [1 ]
Fournier, Adeline [1 ]
Quesnel, Etienne [1 ]
Muffato, Viviane [1 ]
Le Poche, Helene [1 ]
Fayolle, Murielle [2 ]
Dijon, Jean [1 ]
机构
[1] CEA, LITEN, DTNM, F-38054 Grenoble 9, France
[2] CEA, LETI, F-38054 Grenoble 9, France
关键词
Carbon nanotubes; Via interconnects; Integration; CVD; CARBON NANOTUBES; FABRICATION;
D O I
10.1016/j.crhy.2010.06.008
中图分类号
P1 [天文学];
学科分类号
0704 ;
摘要
We have succeeded in direct integration of carbon nanotubes (CNTs) for via interconnects using different back contact materials. Highly doped Si and poly Si are used, aiming at the CNT via interconnects directly from source, drain and gate of transistors. In addition, we propose to use aluminum copper alloy (AlCu) as a metal line because of its higher conductivity compared that of copper in very small geometries. The experimental conditions for CNT growth are optimized on these three substrate materials, which are applied for the direct integration in via holes with success. The achieved density in 1 pm via holes is more than 10(12) cm(-2), the highest value reported so far. (C) 2010 Academie des sciences. Published by Elsevier Masson SAS. All rights reserved.
引用
收藏
页码:381 / 388
页数:8
相关论文
共 50 条
  • [1] Mixed CNT Bundles as VLSI Interconnects
    Karthikeyan
    Mallick, P. S.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 987 - 990
  • [2] Buffer for High Performance in CNT Based VLSI Interconnects
    Karthikeyan, A.
    Mallick, P. S.
    ADVANCED SCIENCE LETTERS, 2018, 24 (08) : 5975 - 5981
  • [3] Optimization Techniques for CNT Based VLSI Interconnects - A Review
    Karthikeyan, A.
    Mallick, P. S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
  • [4] Crosstalk Analysis in CNT Bundle Interconnects for VLSI Application
    Rai, Mayank Kumar
    Khanna, Rajesh
    Sarkar, Sankar
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2014, 9 (04) : 391 - 397
  • [5] Inter-CNT capacitance in mixed CNT bundle interconnects for VLSI circuits
    Sathyakam, P. Uma
    Mallick, P. S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (10) : 1439 - 1447
  • [6] Mixed CNT bundles as VLSI interconnects for nanoscale technology nodes
    Dhillon, Gurleen
    Sandha, Karmjit Singh
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (01) : 248 - 258
  • [7] Geometry Induced Crosstalk Reduction in CNT Interconnects for VLSI Circuits
    Sathyakam, P. Uma
    Singh, Paridhi
    Bhardwaj, Priyamanga
    Mallick, P. S.
    ADVANCED SCIENCE LETTERS, 2018, 24 (08) : 5778 - 5784
  • [8] Mixed CNT bundles as VLSI interconnects for nanoscale technology nodes
    Gurleen Dhillon
    Karmjit Singh Sandha
    Journal of Computational Electronics, 2021, 20 : 248 - 258
  • [9] Future Dielectric Materials for CNT Interconnects - Possibilities and Challenges
    Sathyakam, P. Uma
    Mallick, P. S.
    JOURNAL OF NANO RESEARCH, 2018, 52 : 21 - 42
  • [10] SEMICONDUCTING SILICIDES - POTENTIAL MATERIALS FOR ELECTROOPTIC VLSI INTERCONNECTS
    BOST, MC
    MAHAN, JE
    JOURNAL OF ELECTRONIC MATERIALS, 1986, 15 (05) : 306 - 306