A dynamically reconfigurable NRTI switched-capacitor-based hybrid DC-DC converter suitable for embedded applications

被引:2
作者
Bhattacharyya, Kaushik [1 ]
Mandal, Pradip [1 ]
机构
[1] IIT Kharagpur, E&ECE Dept, Kharagpur 721302, W Bengal, India
关键词
Dynamically reconfigurable DC-DC converter; Embedded DC-DC converter; Non-overlapped rotational time interleaved (NRTI) clocking; Load-current-sensing circuit; LOW-VOLTAGE; RIPPLE; CHIP;
D O I
10.1016/j.mejo.2010.11.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a dynamically reconfigurable, Non-overlap Rotational Time Interleaved (NRTI) switched capacitor (S-C) DC-DC converter is presented. Its S-C module is reconfigurable to generate three different fractions (viz., 113, 1/2 and 2/3) of its input supply (Vdd). This maintains good power efficiency while its output voltage gets adjusted over a large range. In addition, a load-current-sensing circuit is integrated within it to dynamically reconfigure the S-C module based on the required driving capability. This feature enables to extend load current range to higher limit and at the same time improves the power efficiency in low load current regime. The S-C module is integrated with a current control loop for load and line regulation. The proposed architecture is simulated in a 0.18 mu m CMOS process using dual oxide transistors to demonstrate the efficacy of the proposed topology. The input supply voltage is 33 V and the regulated output range is 0.8-1.6 V. Total flying capacitance is 330 pF and the load capacitor value is 50 pF. For an output of 1.35 V. its power efficiency is maintained above 50% over a load current range of 4-17.6 mA with a peak of 66% at 9 rnA. Throughout this current range the output voltage ripple remains within 12 mV. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:422 / 431
页数:10
相关论文
共 15 条
[1]  
ALLEN PE, 2009, CMOS ANALOG CIRCUIT, P445
[2]   A low voltage, low ripple, on chip, dual switch-capacitor based hybrid DC-DC converter [J].
Bhattacharyya, Kaushik ;
Mandal, Pradip .
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, :661-666
[3]   Design of Reconfigurable and Robust Integrated SC Power Converter for Self-Powered Energy-Efficient Devices [J].
Chowdhury, Inshad ;
Ma, Dongsheng .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (10) :4018-4028
[4]   A new approach to reducing output ripple in switched-capacitor-based step-down DC-DC converters [J].
Han, Jifeng ;
von Jouanne, Annette ;
Temes, Gabor C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (06) :1548-1555
[5]   A 233-MHz 80%-87% elfficient four-phase DC-DC converter utilizing air-core inductors on package [J].
Hazucha, P ;
Schrom, G ;
Hahn, J ;
Bloechel, BA ;
Hack, P ;
Dermer, GE ;
Narendra, S ;
Gardner, D ;
Karnik, T ;
De, V ;
Borkar, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :838-845
[6]  
Kumar PVR, 2009, I SYMPOS LOW POWER E, P81
[7]  
Le Hanh-Phuc, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P210, DOI 10.1109/ISSCC.2010.5433981
[8]   Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler [J].
Lee, H ;
Mok, PKT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1136-1146
[9]   Robust multiple-phase switched-capacitor DC-DC power converter with digital interleaving regulation scheme [J].
Ma, Dongsheng ;
Luo, Feng .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) :611-619
[10]   A narrow pulse-suppressing filter for input buffer [J].
Mandal, P .
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, :701-704