Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric

In this work, a kind of negative capacitance double-gate junctionless transistor (NC-DG-JLT) with ferro-electric (FE) gate dielectric and metal-ferroelectric-metal-insulator-semiconductor (MFMIS) structure is proposed. It is demonstrated that NC-DG-JLTs can lower off-state current, improve on-state drain current, and lower subthreshold swing at the same time compared with its conventional DG JLT counterpart using numerical simulation. The steep subthreshold swing (SS < 60 mV/dec) is achieved at room temperature. The related physical mechanisms are discussed in detail. The low off-state current and high on/off current ratio could be obtained even for ultra-small transistors by optimizing the device parameters. NC-DG-JLTs have a great potential for low power dissipation applications. (C) 2016 Elsevier Ltd. All rights reserved.