Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric

被引：25

作者：

Jiang, Chunsheng ^{[1
]}

Liang, Renrong ^{[1
]}

Wang, Jing ^{[1
]}

Xu, Jun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

来源：

SOLID-STATE ELECTRONICS | 2016年 / 126卷

基金：

中国国家自然科学基金;

关键词：

Junctionless transistor; Ferroelectric gate dielectric; Negative capacitance; Power dissipation applications; Numerical simulation;

D O I：

10.1016/j.sse.2016.09.001

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, a kind of negative capacitance double-gate junctionless transistor (NC-DG-JLT) with ferro-electric (FE) gate dielectric and metal-ferroelectric-metal-insulator-semiconductor (MFMIS) structure is proposed. It is demonstrated that NC-DG-JLTs can lower off-state current, improve on-state drain current, and lower subthreshold swing at the same time compared with its conventional DG JLT counterpart using numerical simulation. The steep subthreshold swing (SS < 60 mV/dec) is achieved at room temperature. The related physical mechanisms are discussed in detail. The low off-state current and high on/off current ratio could be obtained even for ultra-small transistors by optimizing the device parameters. NC-DG-JLTs have a great potential for low power dissipation applications. (C) 2016 Elsevier Ltd. All rights reserved.

引用

页码：130 / 135

页数：6

共 26 条

[1]

[Anonymous], TCAD SENT DEV US MAN

[2] Multidomain ferroelectricity as a limiting factor for voltage amplification in ferroelectric field-effect transistors [J].

Cano, A. ;

Jimenez, D. .

APPLIED PHYSICS LETTERS, 2010, 97 (13)

[3]

Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]

[4] Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling [J].

Gundapaneni, Suresh ;

Ganguly, Swaroop ;

Kottantharayil, Anil .

IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) :261-263

[5] Analytical drain current model for long-channel gate-all-around negative capacitance transistors with a metal-ferroelectric-insulator-semiconductor structure [J].

Jiang, Chunsheng ;

Liang, Renrong ;

Wang, Jing ;

Xu, Jun .

JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (02)

[6] A carrier-based analytical theory for negative capacitance symmetric double-gate field effect transistors and its simulation verification [J].

Jiang, Chunsheng ;

Liang, Renrong ;

Wang, Jing ;

Xu, Jun .

JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2015, 48 (36)

[7] Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors [J].

Jimenez, David ;

Miranda, Enrique ;

Godoy, Andres .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) :2405-2409

[8]

Khan AI, 2011, P 2011 IEEE INT EL D

[9]

Landau L. D., 1954, Dokl. Akad. Nauk SSSR, V96, P469

[10] Performance estimation of junctionless multigate transistors [J].

Lee, Chi-Woo ;

Ferain, Isabelle ;

Afzalian, Aryan ;

Yan, Ran ;

Akhavan, Nima Delidashti ;

Razavi, Pedrarn ;

Colinge, Jean-Pierre .

SOLID-STATE ELECTRONICS, 2010, 54 (02) :97-103

← 1 2 3 →