Test point selection based on binary grey wolf optimization algorithm for analog circuit

被引:0
作者
Song, Ping [1 ]
He, Yuzhu [1 ]
机构
[1] Beihang Univ, Sch Instrumentat Sci & Optoelect Engn, Beijing, Peoples R China
来源
PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018) | 2018年
关键词
Test point selection; analog circuit; binary grey wolf optimization; Testability design; optimize; FAULT DICTIONARY;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the increase of integration densities and complexity of electronic equipment, higher requirement to testability design of electronic equipment was put forward. Test point selection is an important part of testability design. The test point selection method also needs to be researched in depth. A test point selection method based on binary grey wolf optimization is proposed to optimize analog test point selection in this paper. The efficiency of the proposed method is proven by the same experiments used to verify other methods for optimal test points. Results show that the proposed algorithm in this paper cannot only reduce the computation complexity but also shorten the time consumption. It is particularly useful for large-scale analog circuits.
引用
收藏
页码:2253 / 2256
页数:4
相关论文
共 50 条
[21]   Optimization of analog circuit fault diagnosis parameters based on SVM and genetic algorithm [J].
Jing, T., 1600, Advanced Institute of Convergence Information Technology (04) :42-50
[22]   A Method of Test Points Optimization Selection Based on Improved Bacterial Foraging Algorithm [J].
Hou, Wenkui ;
Zhang, Zhiming .
2016 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-CHENGDU), 2016,
[23]   KKCV-GA-Based Method for Optimal Analog Test Point Selection [J].
Tang, Xiaofeng ;
Xu, Aiqiang ;
Niu, Shuangcheng .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2017, 66 (01) :24-32
[24]   A New Optimal Test Node Selection Method for Analog Circuit [J].
Luo, Hui ;
Wang, Youren ;
Lin, Hua ;
Jiang, Yuanyuan .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (03) :279-290
[25]   Automated test generation and test point selection for specification test of analog circuits [J].
Halder, A ;
Chatterjee, A .
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, :401-406
[26]   Variational mode decomposition and binary grey wolf optimization-based automated epilepsy seizure classification framework [J].
Yadav, Vipin Prakash ;
Sharma, Kamlesh Kumar .
BIOMEDICAL ENGINEERING-BIOMEDIZINISCHE TECHNIK, 2023, 68 (02) :147-163
[27]   A New Optimal Test Node Selection Method for Analog Circuit [J].
Hui Luo ;
Youren Wang ;
Hua Lin ;
Yuanyuan Jiang .
Journal of Electronic Testing, 2012, 28 :279-290
[28]   Comparative Analysis between Binary Grey Wolf and Binary Bat Optimization for Optimal PMU Placement with Complete Observability [J].
Priyadarshini, Subhashree ;
Panigrahi, Chinmoy Kumar .
PROCEEDINGS OF 2020 6TH IEEE INTERNATIONAL WOMEN IN ENGINEERING (WIE) CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (WIECON-ECE 2020), 2020, :426-429
[29]   A New Competitive Binary Grey Wolf Optimizer to Solve the Feature Selection Problem in EMG Signals Classification [J].
Too, Jingwei ;
Abdullah, Abdul Rahim ;
Saad, Norhashimah Mohd ;
Ali, Nursabillilah Mohd ;
Tee, Weihown .
COMPUTERS, 2018, 7 (04)
[30]   Optimum test point selection method for analog fault dictionary techniques [J].
Sara Saeedi ;
Seyyed Hossein Pishgar ;
Mahdi Eslami .
Analog Integrated Circuits and Signal Processing, 2019, 100 :167-179