A Hybrid Architecture for Efficient FPGA-based Implementation of Multilayer Neural Network

被引:0
|
作者
Lin, Zhen [1 ]
Dong, Yiping [1 ]
Li, Yan [1 ]
Watanabe, Takahiro [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel architecture for the FPGA-based implementation of multilayer neural network (NN), which integrates the layer-multiplexing and pipeline architecture together. The proposed method is aimed at enhancing the efficiency of resource usage and improving the forward speed at the module level, so that a larger NN can be implemented on commercial FPGAs. We developed a mapping method from NN schematic to physical architecture in FPGA by using the hybrid architecture, and also developed an algorithm to automatically determine the architecture by optimizing the application specific neural network topology. The experimental results with several different network topologies show that the proposed architecture can produce a very compact circuit with higher speed, compared with conventional methods.
引用
收藏
页码:616 / 619
页数:4
相关论文
共 50 条
  • [1] A hybrid layer-multiplexing and pipeline architecture for efficient FPGA-based multilayer neural network
    Dong, Yiping
    Li, Ce
    Lin, Zhen
    Watanabe, Takahiro
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2011, 2 (04): : 522 - 532
  • [2] An Energy-Efficient FPGA-based Convolutional Neural Network Implementation
    Irmak, Hasan
    Alachiotis, Nikolaos
    Ziener, Daniel
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [3] Efficient FPGA-Based Convolutional Neural Network Implementation for Edge Computing
    Cuong, Pham-Quoc
    Thinh, Tran Ngoc
    JOURNAL OF ADVANCES IN INFORMATION TECHNOLOGY, 2023, 14 (03) : 479 - 487
  • [4] An Efficient FPGA-Based Architecture for Convolutional Neural Networks
    Hwang, Wen-Jyi
    Jhang, Yun-Jie
    Tai, Tsung-Ming
    2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2017, : 582 - 588
  • [5] FPGA-based Convolutional Neural Network Design and Implementation
    Yan, Ruitao
    Yi, Jianjun
    He, Jie
    Zhao, Yifan
    2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, : 456 - 460
  • [6] A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
    Irmak, Hasan
    Corradi, Federico
    Detterer, Paul
    Alachiotis, Nikolaos
    Ziener, Daniel
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (03)
  • [7] Efficient Neuron Architecture for FPGA-based Spiking Neural Networks
    Wan, Lei
    Luo, Yuling
    Song, Shuxiang
    Harkin, Jim
    Liu, Junxiu
    2016 27TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2016,
  • [8] A networked FPGA-based hardware implementation of a neural network application
    Restrepo, HF
    Hoffmann, R
    Perez-Uribe, A
    Teuscher, C
    Sanchez, E
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 337 - 338
  • [9] FPGA-based implementation and verification of hybrid security algorithm for NoC architecture
    Nagalaxmi, T.
    Rao, E. Sreenivasa
    Chandrasekhar, P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 121 (1-3) : 13 - 23
  • [10] Efficient architecture for FPGA-based microcontrollers
    Mattos, JCB
    Carro, L
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 805 - 808