UMLPACE for Modeling and Verification of Complex Business Requirements in Event-Driven Process Chain (EPC)

被引:9
作者
Amjad, Anam [1 ]
Azam, Farooque [1 ]
Anwar, Muhammad Waseem [1 ]
Butt, Wasi Haider [1 ]
Rashid, Muhammad [2 ]
Naeem, Aamir [1 ]
机构
[1] Natl Univ Sci & Technol, Coll Elect & Mech Engn, Dept Comp & Software Engn, Islamabad 44000, Pakistan
[2] Umm Al Qura Univ, Comp Engn Dept, Mecca 21421, Saudi Arabia
关键词
Business processes; BPML; complex events; EPC; UMLPACE; verification;
D O I
10.1109/ACCESS.2018.2883610
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Business processes (BPs) are often modeled to elaborate process-related business requirements (BRs). This leads to verify the complex BRs in early automation stages. Among various BP languages, event-driven process chain (EPC) is a well-known semi-formal modeling language, which is verifiable after transforming it into any other formal language, such as, timed automata or Petri nets. However, full potential of EPC cannot be exploited as yet because existing EPC tools can only model or verify the simple patterns and they lack the modeling/verification of complex patterns. Moreover, only the proprietary tools are available, which limit its applicability toward overwhelming utilization amongst widespread practitioners and research community. This research work is the first attempt to make EPC more expressive in terms of modeling complex patterns for real time systems. Particularly, the UMLPACE (Unified Modeling Language Profile for Atomic and Complex events in EPC) has been developed, which adapts the concepts of UML activity diagram for representing both simple as well as complex patterns in EPC. As a part of research, a complete open source transformation engine is developed to transform UMLPACE source models into timed automata target models for the verification of complex BPs. The implementation of transformation engine is carried out in JAVA language and Acceleo tool through model-to-text transformation approach. Finally, the broader applications of UMLPACE are demonstrated through two benchmark case studies.
引用
收藏
页码:76198 / 76216
页数:19
相关论文
共 41 条
[1]  
Aalst W.M.P., 2009, FORM ASP COMPUT, V22, P459
[2]  
Amjad A., 2017, PROC 9 IEEE GCC C EX, P1
[3]   Event-Driven Process Chain for Modeling and Verification of Business Requirements-A Systematic Literature Review [J].
Amjad, Anam ;
Azam, Farooque ;
Anwar, Muhammad Waseem ;
butt, Wasi Haider ;
Rashid, Muhammad .
IEEE ACCESS, 2018, 6 :9027-9048
[4]   Model-based design verification for embedded systems through SVOCL: an OCL extension for System Verilog [J].
Anwar, Muhammad Waseem ;
Rashid, Muhammad ;
Azam, Farooque ;
Kashif, Muhammad .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2017, 21 (01) :1-36
[5]  
Bengtsson J., 2003, LECT CONCURRENCY PET, P87
[6]  
Bouyer P., 2006, P 6 INT C APPL CONC, P91
[7]   Structural translation from Time Petri Nets to Timed Automata [J].
Cassez, Franck ;
Roux, Olivier H. .
JOURNAL OF SYSTEMS AND SOFTWARE, 2006, 79 (10) :1456-1468
[8]  
Denne S., 2006, P EPK, P157
[9]   Semantics and analysis of business process models in BPMN [J].
Dijkman, Remco M. ;
Dumas, Marlon ;
Ouyang, Chun .
INFORMATION AND SOFTWARE TECHNOLOGY, 2008, 50 (12) :1281-1294
[10]   MARTE:: Also an UML profile for modeling AADL applications [J].
Faugere, Madeleine ;
Bourbeau, Thimothee ;
De Simone, Robert ;
Gerard, Sebastien .
12TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2007, :359-364