On maximum current estimation in CMOS digital circuits

被引：0

作者：

Ciuplys, D ^{[1
]}

Larsson-Edefors, P ^{[1
]}

机构：

[1] Chalmers, Dept Comp Engn, SE-41296 Gothenburg, Sweden

来源：

17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年

关键词：

D O I：

10.1109/ICVD.2004.1260997

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We show the importance of accounting for supply currents on the quiet power terminal when analyzing impact of peak currents on power distribution network. The quiet power terminal is defined for any signal transition in the CMOS inverter as the contact point opposite to the (dis)charging terminal. We investigate the current dynamics on these supposedly quiet contact points, and describe their dependencies on output load and input transition times. We furthermore propose triangular model representations for the quiet terminal current and its slope; the latter necessary to enable L (.) dI/dt prediction.

引用

页码：658 / 661

页数：4

共 50 条

[41] Expected current distributions for CMOS circuits
Ciplickas, DJ
Rohrer, RA
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 589 - 592
[42] Built-In-Current-Sensor for Testing Short and Open Faults in CMOS Digital Circuits
Ahmed, R. F.
Radwan, A. G.
Madian, A. H.
Soliman, A. M.
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 276 - 279
[43] Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits
de Gyvez, JP
Tuinhout, HP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) : 157 - 168
[44] Optimization techniques for maximum power-efficiency of deep sub-micron CMOS digital circuits
Kwok, DSC
Margala, M
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 637 - 640
[45] Evaluation of the maximum number of switching gates for CMOS circuits
Ueda, H
Kinoshita, K
SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (14) : 15 - 25
[46] Partitioning and analysis of static digital CMOS circuits
G. Diehl ISDN GmbH
IEEE Trans Comput Aided Des Integr Circuits Syst, 11 (1292-1310):
[47] Mixed Operating Mode of CMOS Digital Circuits
Dokic, Branko L.
Pajkanovic, Aleksandar
2018 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL 2018), 2018,
[48] Crosstalk noise in future digital CMOS circuits
Werner, C
Göttsche, R
Wörner, A
Ramacher, U
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 331 - 335
[49] FinFETs for nanoscale CMOS digital integrated circuits
King, TJ
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 207 - 210
[50] SPEED COMPARISON OF DIGITAL BICMOS AND CMOS CIRCUITS
ROTHERMEL, A
HOSTICKA, B
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1989, 136 (02): : 49 - 56

← 1 2 3 4 5 →